US20170371745A1 - Semiconductor device and semiconductor system - Google Patents

Semiconductor device and semiconductor system Download PDF

Info

Publication number
US20170371745A1
US20170371745A1 US15/257,164 US201615257164A US2017371745A1 US 20170371745 A1 US20170371745 A1 US 20170371745A1 US 201615257164 A US201615257164 A US 201615257164A US 2017371745 A1 US2017371745 A1 US 2017371745A1
Authority
US
United States
Prior art keywords
control signal
error correction
scrub
data
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US15/257,164
Other versions
US10319462B2 (en
Inventor
Do Yun Lee
Chang Hyun Kim
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SK Hynix Inc
Original Assignee
SK Hynix Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SK Hynix Inc filed Critical SK Hynix Inc
Assigned to SK Hynix Inc. reassignment SK Hynix Inc. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KIM, CHANG HYUN, LEE, DO YUN
Publication of US20170371745A1 publication Critical patent/US20170371745A1/en
Application granted granted Critical
Publication of US10319462B2 publication Critical patent/US10319462B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1068—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices in sector programmable memories, e.g. flash disk
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1012—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/325—Power saving in peripheral device
    • G06F1/3275—Power saving in memory, e.g. RAM, cache
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1048—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using arrangements adapted for a specific error detection or correction feature
    • G06F11/106—Correcting systematically all correctable errors, i.e. scrubbing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/0614—Improving the reliability of storage systems
    • G06F3/0619—Improving the reliability of storage systems in relation to data integrity, e.g. data losses, bit errors
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/0625—Power saving in storage systems
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0638—Organizing or formatting or addressing of data
    • G06F3/064—Management of blocks
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0683—Plurality of storage devices
    • G06F3/0688—Non-volatile semiconductor memory arrays
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/4076—Timing circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/52—Protection of memory contents; Detection of errors in memory contents
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/04—Arrangements for writing information into, or reading information out from, a digital store with means for avoiding disturbances due to temperature effects
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1028—Power efficiency
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/40—Specific encoding of data in memory or cache
    • G06F2212/403—Error protection encoding, e.g. using parity or ECC codes
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/4074—Power supply or voltage generation circuits, e.g. bias voltage generators, substrate voltage generators, back-up power, power control circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C2029/0409—Online test
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/24—Memory cell safety or protection circuits, e.g. arrangements for preventing inadvertent reading or writing; Status cells; Test cells

Definitions

  • Embodiments of the present disclosure may generally relate to a semiconductor system including a semiconductor device configured to perform an error correction operation.
  • a DDR2 or DDR3 signaling is used, in which 4-bit or 8-bit data is inputted and outputted within each clock cycle.
  • an input/output speed of data is increased, the probability of an error occurring during a data transmission process increases. Therefore, a separate device and method for ensuring the reliability of data transmission are additionally demanded.
  • the error codes include an error detection code capable of detecting an error occurred and an error correction code capable of correcting, by itself, an error when it has occurred.
  • a semiconductor device may be provided.
  • the semiconductor device may include an operation control circuit configured to generate a detection signal based on an internal temperature of the semiconductor device.
  • the semiconductor device may include an error correction circuit configured to output read data as output data with or without performing an error correction operation and with or without performing a scrub operation based on the detection signal.
  • a semiconductor device may include an operation control circuit configured to generate a detection signal based on a level of a core voltage of the semiconductor device.
  • the semiconductor device may include an error correction circuit configured to output read data as output data with or without performing an error correction operation and with or without performing a scrub operation based on the detection signal.
  • a semiconductor device may include an operation control circuit configured to generate a detection signal based on an internal temperature of the semiconductor device.
  • the semiconductor device may include an error correction circuit configured to output read data as output data with or without performing an error correction operation and with or without performing a scrub operation based on the detection signal.
  • the error correction circuit is configured to output the read data as the output data without performing the error correction operation and without performing the scrub operation when the internal temperature is below a first predetermined temperature.
  • the error correction circuit is configured to output the read data as the output data with performing the error correction operation and without performing the scrub operation when the internal temperature is greater than or equal to a first predetermined temperature and less than a second predetermined temperature and the second predetermined temperature is set to be greater than the first predetermined temperature.
  • the error correction circuit is configured to output the read data as the output data with performing the error correction operation and with performing the scrub operation when the internal temperature is greater than a first and a second predetermined temperature the error correction circuit is configured to output the read data as the output data with performing the error correction operation and with performing the scrub operation and the second predetermined temperature is set to be greater than the first predetermined temperature.
  • the error correction operation includes correcting an error of the read data according to a read parity and generating the output data and the scrub operation includes generating scrub data by buffering the output data
  • a semiconductor device may include an operation control circuit configured to generate a detection signal based on a level of a core voltage of the semiconductor device.
  • the semiconductor device may include error correction circuit configured to output read data as output data with or without performing an error correction operation and with or without performing a scrub operation based on the detection signal.
  • the error correction circuit is configured to output the read data as the output data without performing the error correction operation and without performing the scrub operation when the level of the core voltage is equal to or higher than a reference voltage.
  • the error correction circuit is configured to output the read data as the output data with performing the error correction operation and without performing the scrub operation when the level of the core voltage is lower, by a level equal to or lower than the level of a predetermined voltage, than a reference voltage.
  • the error correction circuit is configured to output the read data as the output data with performing the error correction operation and with performing the scrub operation when the level of the core voltage is lower, by a level higher than the level of the predetermined voltage, than the reference voltage.
  • the error correction operation includes correcting an error of the read data according to a read parity and generating the output data and the scrub operation includes generating scrub data by buffering the output data.
  • a semiconductor system may be provided.
  • the semiconductor system may include a first semiconductor device configured for outputting a command and being inputted with output data.
  • the semiconductor system may include a second semiconductor device configured for generating an error correction control signal and a scrub control signal depending upon an internal temperature or a level of a core voltage, and generating the output data by correcting an error of read data according to a read parity based on the error correction control signal, based on a read operation being performed based on the command.
  • FIG. 1 is a block diagram illustrating a representation of an example of the configuration of a semiconductor system in accordance with an embodiment.
  • FIG. 2 is a block diagram illustrating a representation of an example of the error correction circuit included in the semiconductor system illustrated in FIG. 1 .
  • FIG. 3 is a block diagram illustrating a representation of an example of the configuration of a semiconductor system in accordance with an embodiment.
  • FIGS. 4 and 5 are block diagrams illustrating representations of examples of the configurations of electronic systems to which the semiconductor systems illustrated in FIGS. 1 to 3 may be applied.
  • Various embodiments may be directed to a semiconductor system including a semiconductor device which performs an error correction operation depending on an internal temperature or the level of a core voltage.
  • advantages may be provided in that, since an error correction operation and a scrub operation are not performed in the case where an internal temperature is low, unnecessary current consumption may be substantially prevented, and, since an error correction operation and a scrub operation are performed in the case where an internal temperature is high, reliability of the data may be improved.
  • advantages may be provided in that, since an error correction operation and a scrub operation are not performed in the case where the level of a core voltage is high, unnecessary current consumption may be substantially prevented, and, since an error correction operation and a scrub operation are performed in the case where the level of a core voltage is low, reliability of the data may be improved
  • a semiconductor system in accordance with an embodiment may include a first semiconductor device 11 and a second semiconductor device 12 .
  • the first semiconductor device 11 may output a command CMD.
  • the command CMD may include a plurality of bits according to an embodiment.
  • the bits included in the command CMD may have logic level combinations corresponding to a read operation, a write operation and a refresh operation of the second semiconductor device 12 .
  • the command CMD may be transmitted through the same transmission line as an address (not illustrated), or may be transmitted through a separate transmission line from an address.
  • the first semiconductor device 11 may be inputted with output data DATA_OUT.
  • the output data DATA_OUT may be data outputted from the second semiconductor device 12 in the case where a read operation for the second semiconductor device 12 is performed.
  • the second semiconductor device 12 may include a read write control circuit 13 , an operation control circuit 14 , an error correction circuit 15 , and a memory core circuit 16 .
  • the read write control circuit 13 may decode the command CMD, and generate a read control signal RD_CNT and a write control signal WT_CNT.
  • the read write control circuit 13 may decode the command CMD, and generate the read control signal RD_CNT which is enabled in the case where a read operation is to be performed.
  • the read write control circuit 13 may decode the command CMD, and generate the write control signal WT_CNT which is enabled in the case where a write operation is to be performed.
  • the read write control circuit 13 may generate the write control signal WT_CNT in response to a scrub write control signal WT_SCR.
  • the read write control circuit 13 may generate the write control signal WT_CNT which is enabled in the case where the scrub write control signal WT_SCR is enabled.
  • the operation control circuit 14 may include a temperature sensor 141 and a control signal generation circuit 142 .
  • the temperature sensor 141 may generate first to third detection signals DET 1 , DET 2 and DET 3 which are enabled depending upon an internal temperature.
  • the temperature sensor 141 may generate the first detection signal DET 1 which is enabled in the case where an internal temperature is lower than a first predetermined temperature.
  • the temperature sensor 141 may generate the second detection signal DET 2 which is enabled in the case where an internal temperature is equal to or higher than the first predetermined temperature and is lower than a second predetermined temperature.
  • the second predetermined temperature may be a temperature higher than the first predetermined temperature.
  • the temperature sensor 141 may generate the third detection signal DET 3 which is enabled in the case where an internal temperature is equal to or higher than the second predetermined temperature. For example, in the case where the first predetermined temperature is set to 25° C.
  • the temperature sensor 141 may generate the first detection signal DET 1 which is enabled when an internal temperature is lower than 25° C., generate the second detection signal DET 2 which is enabled when an internal temperature is equal to or higher than 25° C. and is lower than 45° C., and generate the third detection signal DET 3 which is enabled when an internal temperature is equal to or higher than 45° C.
  • Temperatures corresponding to the first predetermined temperature and the second predetermined temperature may be set variously depending upon an embodiment.
  • the control signal generation circuit 142 may generate an error correction control signal ECC and a scrub control signal SCRUB in response to the first to third detection signals DET 1 , DET 2 and DET 3 .
  • the control signal generation circuit 142 may generate the error correction control signal ECC and the scrub control signal SCRUB which are disabled in both, in the case where the first detection signal DET 1 is enabled.
  • the control signal generation circuit 142 may generate the error correction control signal ECC which is enabled and the scrub control signal SCRUB which is disabled, in the case where the second detection signal DET 2 is enabled.
  • the control signal generation circuit 142 may generate the error correction control signal ECC and the scrub control signal SCRUB which are enabled in both, in the case where the third detection signal DET 3 is enabled.
  • the control signal generation circuit 142 may generate the error correction control signal ECC which is disabled and the scrub control signal SCRUB which is enabled, in the case where the second detection signal DET 2 is enabled.
  • the operation control circuit 14 may generate the error correction control signal ECC which is enabled in the case where an internal temperature is equal to or higher than the first predetermined temperature.
  • the operation control circuit 14 may generate the scrub control signal SCRUB which is enabled in the case where an internal temperature is equal to or higher than the second predetermined temperature.
  • the error correction circuit 15 may receive read data DATA_RD and a read parity P_RD in response to the error correction control signal ECC and the scrub control signal SCRUB, and generate the output data DATA_OUT, scrub data DATA_SCR and the scrub write control signal WT_SCR.
  • the error correction circuit 15 may buffer the read data DATA_RD without correcting it and output the output data DATA_OUT, in the case where the error correction control signal ECC is disabled.
  • the error correction circuit 15 may correct an error of the read data DATA_RD according to the read parity P_RD and generate the output data DATA_OUT, in the case where the error correction control signal ECC is enabled.
  • the error correction circuit 15 may generate the scrub write control signal WT_SCR and generate the scrub data DATA_SCR by buffering the output data DATA_OUT, in the case where the scrub control signal SCRUB is enabled.
  • the memory core circuit 16 may output the read data DATA_RD and the read parity P_RD or be inputted with the scrub data DATA_SCR in response to the read control signal RD_CNT or the write control signal WT_CNT.
  • the memory core circuit 16 may output the read data DATA_RD and the read parity P_RD from a memory array (not illustrated) included therein, in the case where the read control signal RD_CNT is enabled in a read operation.
  • the read parity P_RD may be generated by employing an error correction code scheme using a Hamming code.
  • the memory core circuit 16 may store the scrub data DATA_SCR in a memory array (not illustrated) included therein, in the case where the write control signal WT_CNT is enabled by the scrub write control signal WT_SCR.
  • the scrub data DATA_SCR may be stored in a memory array the same as the memory array from which the read data DATA_RD is outputted.
  • the error correction circuit 15 may include a data error correction circuit 21 and a scrub operation control circuit 22 .
  • the data error correction circuit 21 may correct an error of the read data DATA_RD according to the read parity P_RD and output the output data DATA_OUT, in response to the error correction control signal ECC.
  • the data error correction circuit 21 may correct an error of the read data DATA_RD according to the read parity P_RD and output the output data DATA_OUT, in the case where the error correction control signal ECC is enabled.
  • the data error correction circuit 21 may buffer the read data DATA_RD and output the output data DATA_OUT, in the case where the error correction control signal ECC is disabled.
  • the scrub operation control circuit 22 may generate the scrub write control signal WT_SCR and generate the scrub data DATA_SCR by buffering the output data DATA_OUT, in response to the scrub control signal SCRUB.
  • the scrub operation control circuit 22 may generate the scrub write control signal WT_SCR and generate the scrub data DATA_SCR by buffering the output data DATA_OUT, in the case where the scrub control signal SCRUB is enabled.
  • the scrub operation control circuit 22 may block the generation of the scrub write control signal WT_SCR and the scrub data DATA_SCR, in the case where the scrub control signal SCRUB is disabled.
  • the semiconductor system in accordance with an embodiment may control an error correction operation and a scrub operation depending upon an internal temperature in a read operation.
  • the error correction control signal ECC which is enabled may be generated, an error of the read data DATA_RD may be corrected, and the output data DATA_OUT may be outputted.
  • the error correction control signal ECC and the scrub control signal SCRUB which are enabled may be generated, an error of the read data DATA_RD may be corrected and the output data DATA_OUT may be outputted, and the output data DATA_OUT may be buffered and the scrub data DATA_SCR may be generated. That is to say, in the case where an internal temperature is low, since an error occurrence rate becomes low, an operating speed and power consumption may be improved even without performing an error correction operation and a scrub operation. In the case where an internal temperature is high, since an error occurrence rate becomes high, reliability of data may be improved by performing an error correction operation and a scrub operation.
  • a semiconductor system in accordance with an embodiment may include a first semiconductor device 31 and a second semiconductor device 32 .
  • the first semiconductor device 31 may output a command CMD.
  • the command CMD may include a plurality of bits according to an embodiment.
  • the bits included in the command CMD may have logic level combinations corresponding to a read operation, a write operation and a refresh operation of the second semiconductor device 32 .
  • the command CMD may be transmitted through the same transmission line as an address (not illustrated), or may be transmitted through a separate transmission line from an address.
  • the first semiconductor device 31 may be inputted with output data DATA_OUT.
  • the output data DATA_OUT may be data outputted from the second semiconductor device 32 in the case where a read operation for the second semiconductor device 32 is performed.
  • the second semiconductor device 32 may include a read write control circuit 33 , an operation control circuit 34 , an error correction circuit 35 , and a memory core circuit 36 .
  • the read write control circuit 33 may decode the command CMD, and generate a read control signal RD_CNT and a write control signal WT_CNT.
  • the read write control circuit 33 may decode the command CMD, and generate the read control signal RD_CNT which is enabled in the case where a read operation is to be performed.
  • the read write control circuit 33 may decode the command CMD, and generate the write control signal WT_CNT which is enabled in the case where a write operation is to be performed.
  • the read write control circuit 33 may generate the write control signal WT_CNT in response to a scrub write control signal WT_SCR.
  • the read write control circuit 33 may generate the write control signal WT_CNT which is enabled in the case where the scrub write control signal WT_SCR is enabled.
  • the operation control circuit 34 may include a voltage detection circuit 341 and a control signal generation circuit 342 .
  • the voltage detection circuit 341 may generate first to third detection signals DET 1 , DET 2 and DET 3 which are enabled depending upon a level of a core voltage VCORE.
  • the voltage detection circuit 341 may generate the first detection signal DET 1 which is enabled, in the case where a level of the core voltage VCORE is equal to or higher than a reference voltage VREF.
  • the voltage detection circuit 341 may generate the second detection signal DET 2 which is enabled, in the case where a level of the core voltage VCORE is lower, by a level equal to or lower than the level of a predetermined voltage, than the reference voltage VREF.
  • the voltage detection circuit 341 may generate the third detection signal DET 3 which is enabled, in the case where a level of the core voltage VCORE is lower, by a level higher than the level of the predetermined voltage, than the reference voltage VREF.
  • the voltage detection circuit 341 may generate the first detection signal DET 1 which is enabled when a level of the core voltage VCORE is equal to or higher than 1V, generate the second detection signal DET 2 which is enabled when a level of the core voltage VCORE is lower than 1V and is equal to or higher than 0.9V, and generate the third detection signal DET 3 which is enabled when a level of the core voltage VCORE is lower than 0.9V.
  • the levels of the reference voltage VREF and the predetermined voltage may be set variously depending upon an embodiment.
  • the control signal generation circuit 342 may generate an error correction control signal ECC and a scrub control signal SCRUB in response to the first to third detection signals DET 1 , DET 2 and DET 3 .
  • the control signal generation circuit 342 may generate the error correction control signal ECC and the scrub control signal SCRUB which are disabled, in the case where the first detection signal DET 1 is enabled.
  • the control signal generation circuit 342 may generate the error correction control signal ECC which is enabled and the scrub control signal SCRUB which is disabled, in the case where the second detection signal DET 2 is enabled.
  • the control signal generation circuit 342 may generate the error correction control signal ECC and the scrub control signal SCRUB which are enabled, in the case where the third detection signal DET 3 is enabled.
  • the error correction circuit 35 may receive read data DATA_RD and a read parity P_RD in response to the error correction control signal ECC and the scrub control signal SCRUB, and generate the output data DATA_OUT, scrub data DATA_SCR and the scrub write control signal WT_SCR.
  • the error correction circuit 35 may buffer the read data DATA_RD and generate the output data DATA_OUT, in the case where the error correction control signal ECC is disabled.
  • the error correction circuit 35 may correct an error of the read data DATA_RD according to the read parity P_RD and generate the output data DATA_OUT, in the case where the error correction control signal ECC is enabled.
  • the error correction circuit 35 may generate the scrub write control signal WT_SCR and generate the scrub data DATA_SCR by buffering the output data DATA_OUT, in the case where the scrub control signal SCRUB is enabled.
  • the memory core circuit 36 may output the read data DATA_RD and the read parity P_RD or be inputted with the scrub data DATA_SCR in response to the read control signal RD_CNT or the write control signal WT_CNT.
  • the memory core circuit 36 may output the read data DATA_RD and the read parity P_RD from a memory array (not illustrated) included therein, in the case where the read control signal RD_CNT is enabled in a read operation.
  • the memory core circuit 36 may store the scrub data DATA_SCR in a memory array (not illustrated) included therein, in the case where the write control signal WT_CNT is enabled by the scrub write control signal WT_SCR.
  • the scrub data DATA_SCR may be stored in a memory array the same as the memory array from which the read data DATA_RD is outputted.
  • the semiconductor system in accordance with an embodiment illustrated in FIG. 3 may control an error correction operation and a scrub operation depending upon a level of the core voltage VCORE in a read operation.
  • the error correction control signal ECC which is enabled may be generated, an error of the read data DATA_RD may be corrected, and the output data DATA_OUT may be outputted.
  • the error correction control signal ECC and the scrub control signal SCRUB which are enabled may be generated, an error of the read data DATA_RD may be corrected and the output data DATA_OUT may be outputted, and the output data DATA_OUT may be buffered and the scrub data DATA_SCR may be generated. That is to say, in the case where a level of the core voltage VCORE retains a stable voltage level equal to or higher than the reference voltage VREF, since an error occurrence rate becomes low, an operating speed and power consumption may be improved even without performing an error correction operation and a scrub operation. In the case where a level of the core voltage VCORE is low, since an error occurrence rate becomes high, reliability of data may be improved by performing an error correction operation and a scrub operation.
  • an electronic system 1000 in accordance with an embodiment may include a data storage 1001 , a memory controller 1002 , a buffer memory 1003 , and an input and output (input/output) (I/O) interface 1004 .
  • I/O input and output
  • the data storage 1001 stores data applied from the memory controller 1002 , and reads out stored data and outputs the read-out data to the memory controller 1002 , according to control signals from the memory controller 1002 .
  • the data storage 1001 may include the second semiconductor devices 12 illustrated in FIG. 1 or the second semiconductor devices 32 illustrated in FIG. 3 .
  • the data storage 1001 may include a nonvolatile memory capable of not losing and continuously storing data even though the power supply is interrupted.
  • a nonvolatile memory may be realized as a flash memory such as a NOR flash memory and a NAND flash memory, a phase change random access memory (PRAM), a resistive random access memory (RRAM), a spin transfer torque random access memory (STTRAM) or a magnetic random access memory (MRAM), etc.
  • the memory controller 1002 decodes commands applied through the input/output interface 1004 from an external device (a host), and controls input/output of data with respect to the data storage 1001 and the buffer memory 1003 according to decoding results.
  • the memory controller 1002 may include the first semiconductor devices 11 illustrated in FIG. 1 or the first semiconductor devices 31 illustrated in FIG. 3 . While the memory controller 1002 is illustrated as one block in FIG. 4 , a controller for controlling the data storage 1001 as a nonvolatile memory and a controller for controlling the buffer memory 1003 as a volatile memory may be independently configured in the memory controller 1002 .
  • the buffer memory 1003 may temporarily store data to be processed in the memory controller 1002 , that is, data to be inputted and outputted to and from the data storage 1001 .
  • the buffer memory 1003 may store data applied from the memory controller 1002 according to a control signal.
  • the buffer memory 1003 reads out stored data and outputs the read-out data to the memory controller 1002 .
  • the buffer memory 1003 may include a volatile memory such as a DRAM (dynamic random access memory), a mobile DRAM and an SRAM (static random access memory), etc.
  • the input/output interface 1004 provides a physical coupling between the memory controller 1002 and the external device (the host) such that the memory controller 1002 may receive control signals for input/output of data from the external device and exchange data with the external device.
  • the input/output interface 1004 may include one among various interface protocols such as USB, MMC, PCI-E, SAS, SATA, PATA, SCSI, ESDI and IDE, etc.
  • the electronic system 1000 may be used as an auxiliary memory device or an external storage device of the host.
  • the electronic system 1000 may include a solid state disk (SSD), a USB memory (universal serial bus memory), a secure digital (SD) card, a mini-secure digital (mSD) card, a micro SD card, a secure digital high capacity (SDHC) card, a memory stick card, a smart media (SM) card, a multimedia card (MMC), an embedded MMC (eMMC), or a compact flash (CF) card, etc.
  • SSD solid state disk
  • USB memory universal serial bus memory
  • SD secure digital
  • mSD mini-secure digital
  • micro SD card a micro SD card
  • SDHC secure digital high capacity
  • SM smart media
  • MMC multimedia card
  • eMMC embedded MMC
  • CF compact flash
  • an electronic system 2000 in accordance with an embodiment may include a host 2001 , a memory controller 2002 , and a data storage 2003 .
  • the host 2001 may transmit a request and data to the memory controller 2002 to access the data storage 2003 .
  • the memory controller 2002 may provide data, a data strobe, a command, an address and a clock to the data storage 2003 in response to the request, and in response to this, the data storage 2003 may perform a write or read operation.
  • the host 2001 may transmit data to the memory controller 2002 to store the data in the data storage 2003 .
  • the host 2001 may receive, through the memory controller 2002 , the data outputted from the data storage 2003 .
  • the host 2001 may include a circuit which corrects an error included in data, by using an error correction code (ECC) scheme.
  • ECC error correction code
  • the memory controller 2002 may relay communication between the host 2001 and the data storage 2003 .
  • the memory controller 2002 may receive a request and data from the host 2002 .
  • the memory controller 2002 may generate data, a data strobe, a command, an address and a clock, and provide them to the data storage 2003 .
  • the memory controller 2002 may provide the data outputted from the data storage 2003 , to the host 2001 .
  • the data storage 2003 may include a plurality of memories.
  • the data storage 2003 may receive data, a data strobe, a command, an address and a clock from the memory controller 2002 , and perform a write or read operation.
  • Each of the plurality of memories included in the data storage 2003 may include a circuit which corrects an error included in data, by using the error correction code (ECC) scheme.
  • ECC error correction code
  • the error correction circuit included in the host 2001 and the error correction circuits included in the plurality of memories may be realized to operate all together or operate selectively, according to the embodiments.
  • the host 2001 and the memory controller 2002 may be realized by the same chip according to an embodiment.
  • the memory controller 2002 and the data storage 2003 may be realized by the same chip according to an embodiment.
  • the memory controller 2002 and or the data storage 2003 may include the semiconductor devices or systems associated with FIGS. 1-4 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Human Computer Interaction (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Computer Security & Cryptography (AREA)
  • Dram (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

A semiconductor device may include an operation control circuit configured to generate a detection signal based on an internal temperature of the semiconductor device. The semiconductor device may include an error correction circuit configured to output read data as output data with or without performing an error correction operation and with or without performing a scrub operation based on the detection signal.

Description

    CROSS-REFERENCE TO RELATED APPLICATION
  • The present application claims priority under 35 U.S.C. §119(a) to Korean Patent Application No. 10-2016-0078820 filed on Jun. 23, 2016 in the Korean Intellectual Property Office, which is incorporated herein by reference in its entirety.
    • BACKGROUND 1. Technical Field
  • Embodiments of the present disclosure may generally relate to a semiconductor system including a semiconductor device configured to perform an error correction operation.
    • 2. Related Art
  • Recently, in order to increase the operating speed of a semiconductor device, a DDR2 or DDR3 signaling is used, in which 4-bit or 8-bit data is inputted and outputted within each clock cycle. Where an input/output speed of data is increased, the probability of an error occurring during a data transmission process increases. Therefore, a separate device and method for ensuring the reliability of data transmission are additionally demanded.
  • There is disclosed a method of generating, at each time of transmitting data, error codes capable of checking the occurrence of an error and transmitting the error codes with data, thereby ensuring the reliability of data transmission. The error codes include an error detection code capable of detecting an error occurred and an error correction code capable of correcting, by itself, an error when it has occurred.
    • SUMMARY
  • In an embodiment, a semiconductor device may be provided. The semiconductor device may include an operation control circuit configured to generate a detection signal based on an internal temperature of the semiconductor device. The semiconductor device may include an error correction circuit configured to output read data as output data with or without performing an error correction operation and with or without performing a scrub operation based on the detection signal.
  • In an embodiment, a semiconductor device may include an operation control circuit configured to generate a detection signal based on a level of a core voltage of the semiconductor device. The semiconductor device may include an error correction circuit configured to output read data as output data with or without performing an error correction operation and with or without performing a scrub operation based on the detection signal.
  • In an embodiment, a semiconductor device may include an operation control circuit configured to generate a detection signal based on an internal temperature of the semiconductor device. The semiconductor device may include an error correction circuit configured to output read data as output data with or without performing an error correction operation and with or without performing a scrub operation based on the detection signal. The error correction circuit is configured to output the read data as the output data without performing the error correction operation and without performing the scrub operation when the internal temperature is below a first predetermined temperature. The error correction circuit is configured to output the read data as the output data with performing the error correction operation and without performing the scrub operation when the internal temperature is greater than or equal to a first predetermined temperature and less than a second predetermined temperature and the second predetermined temperature is set to be greater than the first predetermined temperature. The error correction circuit is configured to output the read data as the output data with performing the error correction operation and with performing the scrub operation when the internal temperature is greater than a first and a second predetermined temperature the error correction circuit is configured to output the read data as the output data with performing the error correction operation and with performing the scrub operation and the second predetermined temperature is set to be greater than the first predetermined temperature. The error correction operation includes correcting an error of the read data according to a read parity and generating the output data and the scrub operation includes generating scrub data by buffering the output data
  • In an embodiment, a semiconductor device may include an operation control circuit configured to generate a detection signal based on a level of a core voltage of the semiconductor device. The semiconductor device may include error correction circuit configured to output read data as output data with or without performing an error correction operation and with or without performing a scrub operation based on the detection signal. The error correction circuit is configured to output the read data as the output data without performing the error correction operation and without performing the scrub operation when the level of the core voltage is equal to or higher than a reference voltage. The error correction circuit is configured to output the read data as the output data with performing the error correction operation and without performing the scrub operation when the level of the core voltage is lower, by a level equal to or lower than the level of a predetermined voltage, than a reference voltage. The error correction circuit is configured to output the read data as the output data with performing the error correction operation and with performing the scrub operation when the level of the core voltage is lower, by a level higher than the level of the predetermined voltage, than the reference voltage. The error correction operation includes correcting an error of the read data according to a read parity and generating the output data and the scrub operation includes generating scrub data by buffering the output data.
  • In an embodiment, a semiconductor system may be provided. The semiconductor system may include a first semiconductor device configured for outputting a command and being inputted with output data. The semiconductor system may include a second semiconductor device configured for generating an error correction control signal and a scrub control signal depending upon an internal temperature or a level of a core voltage, and generating the output data by correcting an error of read data according to a read parity based on the error correction control signal, based on a read operation being performed based on the command.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a block diagram illustrating a representation of an example of the configuration of a semiconductor system in accordance with an embodiment.
  • FIG. 2 is a block diagram illustrating a representation of an example of the error correction circuit included in the semiconductor system illustrated in FIG. 1.
  • FIG. 3 is a block diagram illustrating a representation of an example of the configuration of a semiconductor system in accordance with an embodiment.
  • FIGS. 4 and 5 are block diagrams illustrating representations of examples of the configurations of electronic systems to which the semiconductor systems illustrated in FIGS. 1 to 3 may be applied.
    •  DETAILED DESCRIPTION
  • Hereinafter, a semiconductor device and a semiconductor system will be described below with reference to the accompanying drawings through various examples of embodiments.
  • Various embodiments may be directed to a semiconductor system including a semiconductor device which performs an error correction operation depending on an internal temperature or the level of a core voltage.
  • According to the embodiments, advantages may be provided in that, since an error correction operation and a scrub operation are not performed in the case where an internal temperature is low, unnecessary current consumption may be substantially prevented, and, since an error correction operation and a scrub operation are performed in the case where an internal temperature is high, reliability of the data may be improved.
  • Also, according to the embodiments, advantages may be provided in that, since an error correction operation and a scrub operation are not performed in the case where the level of a core voltage is high, unnecessary current consumption may be substantially prevented, and, since an error correction operation and a scrub operation are performed in the case where the level of a core voltage is low, reliability of the data may be improved
  • Referring to FIG. 1, a semiconductor system in accordance with an embodiment may include a first semiconductor device 11 and a second semiconductor device 12.
  • The first semiconductor device 11 may output a command CMD. The command CMD may include a plurality of bits according to an embodiment. The bits included in the command CMD may have logic level combinations corresponding to a read operation, a write operation and a refresh operation of the second semiconductor device 12. The command CMD may be transmitted through the same transmission line as an address (not illustrated), or may be transmitted through a separate transmission line from an address. The first semiconductor device 11 may be inputted with output data DATA_OUT. The output data DATA_OUT may be data outputted from the second semiconductor device 12 in the case where a read operation for the second semiconductor device 12 is performed.
  • The second semiconductor device 12 may include a read write control circuit 13, an operation control circuit 14, an error correction circuit 15, and a memory core circuit 16.
  • The read write control circuit 13 may decode the command CMD, and generate a read control signal RD_CNT and a write control signal WT_CNT. The read write control circuit 13 may decode the command CMD, and generate the read control signal RD_CNT which is enabled in the case where a read operation is to be performed. The read write control circuit 13 may decode the command CMD, and generate the write control signal WT_CNT which is enabled in the case where a write operation is to be performed. The read write control circuit 13 may generate the write control signal WT_CNT in response to a scrub write control signal WT_SCR. The read write control circuit 13 may generate the write control signal WT_CNT which is enabled in the case where the scrub write control signal WT_SCR is enabled.
  • The operation control circuit 14 may include a temperature sensor 141 and a control signal generation circuit 142.
  • The temperature sensor 141 may generate first to third detection signals DET1, DET2 and DET3 which are enabled depending upon an internal temperature. The temperature sensor 141 may generate the first detection signal DET1 which is enabled in the case where an internal temperature is lower than a first predetermined temperature. The temperature sensor 141 may generate the second detection signal DET2 which is enabled in the case where an internal temperature is equal to or higher than the first predetermined temperature and is lower than a second predetermined temperature. The second predetermined temperature may be a temperature higher than the first predetermined temperature. The temperature sensor 141 may generate the third detection signal DET3 which is enabled in the case where an internal temperature is equal to or higher than the second predetermined temperature. For example, in the case where the first predetermined temperature is set to 25° C. and the second predetermined temperature is set to 45° C., the temperature sensor 141 may generate the first detection signal DET1 which is enabled when an internal temperature is lower than 25° C., generate the second detection signal DET2 which is enabled when an internal temperature is equal to or higher than 25° C. and is lower than 45° C., and generate the third detection signal DET3 which is enabled when an internal temperature is equal to or higher than 45° C. Temperatures corresponding to the first predetermined temperature and the second predetermined temperature may be set variously depending upon an embodiment.
  • The control signal generation circuit 142 may generate an error correction control signal ECC and a scrub control signal SCRUB in response to the first to third detection signals DET1, DET2 and DET3. The control signal generation circuit 142 may generate the error correction control signal ECC and the scrub control signal SCRUB which are disabled in both, in the case where the first detection signal DET1 is enabled. The control signal generation circuit 142 may generate the error correction control signal ECC which is enabled and the scrub control signal SCRUB which is disabled, in the case where the second detection signal DET2 is enabled. The control signal generation circuit 142 may generate the error correction control signal ECC and the scrub control signal SCRUB which are enabled in both, in the case where the third detection signal DET3 is enabled. According to an embodiment, the control signal generation circuit 142 may generate the error correction control signal ECC which is disabled and the scrub control signal SCRUB which is enabled, in the case where the second detection signal DET2 is enabled.
  • The operation control circuit 14 may generate the error correction control signal ECC which is enabled in the case where an internal temperature is equal to or higher than the first predetermined temperature. The operation control circuit 14 may generate the scrub control signal SCRUB which is enabled in the case where an internal temperature is equal to or higher than the second predetermined temperature.
  • The error correction circuit 15 may receive read data DATA_RD and a read parity P_RD in response to the error correction control signal ECC and the scrub control signal SCRUB, and generate the output data DATA_OUT, scrub data DATA_SCR and the scrub write control signal WT_SCR. The error correction circuit 15 may buffer the read data DATA_RD without correcting it and output the output data DATA_OUT, in the case where the error correction control signal ECC is disabled. The error correction circuit 15 may correct an error of the read data DATA_RD according to the read parity P_RD and generate the output data DATA_OUT, in the case where the error correction control signal ECC is enabled. The error correction circuit 15 may generate the scrub write control signal WT_SCR and generate the scrub data DATA_SCR by buffering the output data DATA_OUT, in the case where the scrub control signal SCRUB is enabled.
  • The memory core circuit 16 may output the read data DATA_RD and the read parity P_RD or be inputted with the scrub data DATA_SCR in response to the read control signal RD_CNT or the write control signal WT_CNT. The memory core circuit 16 may output the read data DATA_RD and the read parity P_RD from a memory array (not illustrated) included therein, in the case where the read control signal RD_CNT is enabled in a read operation. The read parity P_RD may be generated by employing an error correction code scheme using a Hamming code. The memory core circuit 16 may store the scrub data DATA_SCR in a memory array (not illustrated) included therein, in the case where the write control signal WT_CNT is enabled by the scrub write control signal WT_SCR. The scrub data DATA_SCR may be stored in a memory array the same as the memory array from which the read data DATA_RD is outputted.
  • Referring to FIG. 2, the error correction circuit 15 may include a data error correction circuit 21 and a scrub operation control circuit 22.
  • The data error correction circuit 21 may correct an error of the read data DATA_RD according to the read parity P_RD and output the output data DATA_OUT, in response to the error correction control signal ECC. The data error correction circuit 21 may correct an error of the read data DATA_RD according to the read parity P_RD and output the output data DATA_OUT, in the case where the error correction control signal ECC is enabled. The data error correction circuit 21 may buffer the read data DATA_RD and output the output data DATA_OUT, in the case where the error correction control signal ECC is disabled.
  • The scrub operation control circuit 22 may generate the scrub write control signal WT_SCR and generate the scrub data DATA_SCR by buffering the output data DATA_OUT, in response to the scrub control signal SCRUB. The scrub operation control circuit 22 may generate the scrub write control signal WT_SCR and generate the scrub data DATA_SCR by buffering the output data DATA_OUT, in the case where the scrub control signal SCRUB is enabled. The scrub operation control circuit 22 may block the generation of the scrub write control signal WT_SCR and the scrub data DATA_SCR, in the case where the scrub control signal SCRUB is disabled.
  • As described above, the semiconductor system in accordance with an embodiment may control an error correction operation and a scrub operation depending upon an internal temperature in a read operation. In the case where an internal temperature is equal to or higher than the first predetermined temperature in a read operation, the error correction control signal ECC which is enabled may be generated, an error of the read data DATA_RD may be corrected, and the output data DATA_OUT may be outputted. In the case where an internal temperature is equal to or higher than the second predetermined temperature in a read operation, the error correction control signal ECC and the scrub control signal SCRUB which are enabled may be generated, an error of the read data DATA_RD may be corrected and the output data DATA_OUT may be outputted, and the output data DATA_OUT may be buffered and the scrub data DATA_SCR may be generated. That is to say, in the case where an internal temperature is low, since an error occurrence rate becomes low, an operating speed and power consumption may be improved even without performing an error correction operation and a scrub operation. In the case where an internal temperature is high, since an error occurrence rate becomes high, reliability of data may be improved by performing an error correction operation and a scrub operation.
  • Referring to FIG. 3, a semiconductor system in accordance with an embodiment may include a first semiconductor device 31 and a second semiconductor device 32.
  • The first semiconductor device 31 may output a command CMD. The command CMD may include a plurality of bits according to an embodiment. The bits included in the command CMD may have logic level combinations corresponding to a read operation, a write operation and a refresh operation of the second semiconductor device 32. The command CMD may be transmitted through the same transmission line as an address (not illustrated), or may be transmitted through a separate transmission line from an address. The first semiconductor device 31 may be inputted with output data DATA_OUT. The output data DATA_OUT may be data outputted from the second semiconductor device 32 in the case where a read operation for the second semiconductor device 32 is performed.
  • The second semiconductor device 32 may include a read write control circuit 33, an operation control circuit 34, an error correction circuit 35, and a memory core circuit 36.
  • The read write control circuit 33 may decode the command CMD, and generate a read control signal RD_CNT and a write control signal WT_CNT. The read write control circuit 33 may decode the command CMD, and generate the read control signal RD_CNT which is enabled in the case where a read operation is to be performed. The read write control circuit 33 may decode the command CMD, and generate the write control signal WT_CNT which is enabled in the case where a write operation is to be performed. The read write control circuit 33 may generate the write control signal WT_CNT in response to a scrub write control signal WT_SCR. The read write control circuit 33 may generate the write control signal WT_CNT which is enabled in the case where the scrub write control signal WT_SCR is enabled.
  • The operation control circuit 34 may include a voltage detection circuit 341 and a control signal generation circuit 342.
  • The voltage detection circuit 341 may generate first to third detection signals DET1, DET2 and DET3 which are enabled depending upon a level of a core voltage VCORE. The voltage detection circuit 341 may generate the first detection signal DET1 which is enabled, in the case where a level of the core voltage VCORE is equal to or higher than a reference voltage VREF. The voltage detection circuit 341 may generate the second detection signal DET2 which is enabled, in the case where a level of the core voltage VCORE is lower, by a level equal to or lower than the level of a predetermined voltage, than the reference voltage VREF. The voltage detection circuit 341 may generate the third detection signal DET3 which is enabled, in the case where a level of the core voltage VCORE is lower, by a level higher than the level of the predetermined voltage, than the reference voltage VREF. For example, in the case where the level of the reference voltage VREF is 1V and the level of the predetermined voltage is 0.1V, the voltage detection circuit 341 may generate the first detection signal DET1 which is enabled when a level of the core voltage VCORE is equal to or higher than 1V, generate the second detection signal DET2 which is enabled when a level of the core voltage VCORE is lower than 1V and is equal to or higher than 0.9V, and generate the third detection signal DET3 which is enabled when a level of the core voltage VCORE is lower than 0.9V. The levels of the reference voltage VREF and the predetermined voltage may be set variously depending upon an embodiment.
  • The control signal generation circuit 342 may generate an error correction control signal ECC and a scrub control signal SCRUB in response to the first to third detection signals DET1, DET2 and DET3. The control signal generation circuit 342 may generate the error correction control signal ECC and the scrub control signal SCRUB which are disabled, in the case where the first detection signal DET1 is enabled. The control signal generation circuit 342 may generate the error correction control signal ECC which is enabled and the scrub control signal SCRUB which is disabled, in the case where the second detection signal DET2 is enabled. The control signal generation circuit 342 may generate the error correction control signal ECC and the scrub control signal SCRUB which are enabled, in the case where the third detection signal DET3 is enabled.
  • The error correction circuit 35 may receive read data DATA_RD and a read parity P_RD in response to the error correction control signal ECC and the scrub control signal SCRUB, and generate the output data DATA_OUT, scrub data DATA_SCR and the scrub write control signal WT_SCR. The error correction circuit 35 may buffer the read data DATA_RD and generate the output data DATA_OUT, in the case where the error correction control signal ECC is disabled. The error correction circuit 35 may correct an error of the read data DATA_RD according to the read parity P_RD and generate the output data DATA_OUT, in the case where the error correction control signal ECC is enabled. The error correction circuit 35 may generate the scrub write control signal WT_SCR and generate the scrub data DATA_SCR by buffering the output data DATA_OUT, in the case where the scrub control signal SCRUB is enabled.
  • The memory core circuit 36 may output the read data DATA_RD and the read parity P_RD or be inputted with the scrub data DATA_SCR in response to the read control signal RD_CNT or the write control signal WT_CNT. The memory core circuit 36 may output the read data DATA_RD and the read parity P_RD from a memory array (not illustrated) included therein, in the case where the read control signal RD_CNT is enabled in a read operation. The memory core circuit 36 may store the scrub data DATA_SCR in a memory array (not illustrated) included therein, in the case where the write control signal WT_CNT is enabled by the scrub write control signal WT_SCR. The scrub data DATA_SCR may be stored in a memory array the same as the memory array from which the read data DATA_RD is outputted.
  • As described above, the semiconductor system in accordance with an embodiment illustrated in FIG. 3 may control an error correction operation and a scrub operation depending upon a level of the core voltage VCORE in a read operation. In the case where a level of the core voltage VCORE is lower than the level of the reference voltage VREF in a read operation, the error correction control signal ECC which is enabled may be generated, an error of the read data DATA_RD may be corrected, and the output data DATA_OUT may be outputted. In the case where a level of the core voltage VCORE is lower than a level obtained by subtracting the level of the predetermined voltage from the level of the reference voltage VREF in a read operation, the error correction control signal ECC and the scrub control signal SCRUB which are enabled may be generated, an error of the read data DATA_RD may be corrected and the output data DATA_OUT may be outputted, and the output data DATA_OUT may be buffered and the scrub data DATA_SCR may be generated. That is to say, in the case where a level of the core voltage VCORE retains a stable voltage level equal to or higher than the reference voltage VREF, since an error occurrence rate becomes low, an operating speed and power consumption may be improved even without performing an error correction operation and a scrub operation. In the case where a level of the core voltage VCORE is low, since an error occurrence rate becomes high, reliability of data may be improved by performing an error correction operation and a scrub operation.
  • The semiconductor devices and the semiconductor systems described above with reference to FIGS. 1 to 3 may be applied to an electronic system which may include a memory system, a graphic system, a computing system or a mobile system. For example, referring to FIG. 4, an electronic system 1000 in accordance with an embodiment may include a data storage 1001, a memory controller 1002, a buffer memory 1003, and an input and output (input/output) (I/O) interface 1004.
  • The data storage 1001 stores data applied from the memory controller 1002, and reads out stored data and outputs the read-out data to the memory controller 1002, according to control signals from the memory controller 1002. The data storage 1001 may include the second semiconductor devices 12 illustrated in FIG. 1 or the second semiconductor devices 32 illustrated in FIG. 3. The data storage 1001 may include a nonvolatile memory capable of not losing and continuously storing data even though the power supply is interrupted. A nonvolatile memory may be realized as a flash memory such as a NOR flash memory and a NAND flash memory, a phase change random access memory (PRAM), a resistive random access memory (RRAM), a spin transfer torque random access memory (STTRAM) or a magnetic random access memory (MRAM), etc.
  • The memory controller 1002 decodes commands applied through the input/output interface 1004 from an external device (a host), and controls input/output of data with respect to the data storage 1001 and the buffer memory 1003 according to decoding results. The memory controller 1002 may include the first semiconductor devices 11 illustrated in FIG. 1 or the first semiconductor devices 31 illustrated in FIG. 3. While the memory controller 1002 is illustrated as one block in FIG. 4, a controller for controlling the data storage 1001 as a nonvolatile memory and a controller for controlling the buffer memory 1003 as a volatile memory may be independently configured in the memory controller 1002.
  • The buffer memory 1003 may temporarily store data to be processed in the memory controller 1002, that is, data to be inputted and outputted to and from the data storage 1001. The buffer memory 1003 may store data applied from the memory controller 1002 according to a control signal. The buffer memory 1003 reads out stored data and outputs the read-out data to the memory controller 1002. The buffer memory 1003 may include a volatile memory such as a DRAM (dynamic random access memory), a mobile DRAM and an SRAM (static random access memory), etc.
  • The input/output interface 1004 provides a physical coupling between the memory controller 1002 and the external device (the host) such that the memory controller 1002 may receive control signals for input/output of data from the external device and exchange data with the external device. The input/output interface 1004 may include one among various interface protocols such as USB, MMC, PCI-E, SAS, SATA, PATA, SCSI, ESDI and IDE, etc.
  • The electronic system 1000 may be used as an auxiliary memory device or an external storage device of the host. The electronic system 1000 may include a solid state disk (SSD), a USB memory (universal serial bus memory), a secure digital (SD) card, a mini-secure digital (mSD) card, a micro SD card, a secure digital high capacity (SDHC) card, a memory stick card, a smart media (SM) card, a multimedia card (MMC), an embedded MMC (eMMC), or a compact flash (CF) card, etc.
  • Referring to FIG. 5, an electronic system 2000 in accordance with an embodiment may include a host 2001, a memory controller 2002, and a data storage 2003.
  • The host 2001 may transmit a request and data to the memory controller 2002 to access the data storage 2003. The memory controller 2002 may provide data, a data strobe, a command, an address and a clock to the data storage 2003 in response to the request, and in response to this, the data storage 2003 may perform a write or read operation. The host 2001 may transmit data to the memory controller 2002 to store the data in the data storage 2003. Also, the host 2001 may receive, through the memory controller 2002, the data outputted from the data storage 2003. The host 2001 may include a circuit which corrects an error included in data, by using an error correction code (ECC) scheme.
  • The memory controller 2002 may relay communication between the host 2001 and the data storage 2003. The memory controller 2002 may receive a request and data from the host 2002. In order to control the operation of the data storage 2003, the memory controller 2002 may generate data, a data strobe, a command, an address and a clock, and provide them to the data storage 2003. The memory controller 2002 may provide the data outputted from the data storage 2003, to the host 2001.
  • The data storage 2003 may include a plurality of memories. The data storage 2003 may receive data, a data strobe, a command, an address and a clock from the memory controller 2002, and perform a write or read operation. Each of the plurality of memories included in the data storage 2003 may include a circuit which corrects an error included in data, by using the error correction code (ECC) scheme.
  • The error correction circuit included in the host 2001 and the error correction circuits included in the plurality of memories may be realized to operate all together or operate selectively, according to the embodiments. The host 2001 and the memory controller 2002 may be realized by the same chip according to an embodiment. The memory controller 2002 and the data storage 2003 may be realized by the same chip according to an embodiment. In an embodiment, the memory controller 2002 and or the data storage 2003 may include the semiconductor devices or systems associated with FIGS. 1-4.
  • While various embodiments have been described above, it will be understood to those skilled in the art that the embodiments described are by way of example only. Accordingly, the semiconductor device and the semiconductor system described herein should not be limited based on the described embodiments.

Claims (30)

What is claimed is:
1. A semiconductor device comprising:
an operation control circuit configured for generating an error correction control signal based on an internal temperature being equal to or higher than a first predetermined temperature;
an error correction circuit configured for correcting an error of read data according to a read parity and generating output data based on the error correction control signal; and
a memory array configured to output the read data and the read parity to the error correction circuit based on a read operation.
2. The semiconductor device according to claim 1, wherein the operation control circuit generates a scrub control signal based on the internal temperature being equal to or higher than a second predetermined temperature.
3. The semiconductor device according to claim 2, wherein the second predetermined temperature is set to be higher than the first predetermined temperature.
4. The semiconductor device according to claim 2, wherein the error correction circuit generates a scrub write control signal and generates scrub data by buffering the output data, based on the scrub control signal.
5. The semiconductor device according to claim 1, wherein the operation control circuit comprises:
a temperature sensor configured for generating first to third detection signals depending upon the internal temperature; and
a control signal generation circuit configured for generating the error correction control signal and the scrub control signal based on the first to third detection signals.
6. The semiconductor device according to claim 5, wherein the temperature sensor generates the first detection signal which is enabled, based on the internal temperature being lower than the first predetermined temperature, generates the second detection signal which is enabled, based on the internal temperature being equal to or higher than the first predetermined temperature and being lower than the second predetermined temperature, and generates the third detection signal which is enabled, based on the internal temperature being equal to or higher than the second predetermined temperature.
7. The semiconductor device according to claim 5, wherein the control signal generation circuit generates the error correction control signal based on the second detection signal being enabled, and generates the error correction control signal and the scrub control signal based on the third detection signal being enabled.
8. The semiconductor device according to claim 1, wherein the error correction circuit comprises:
a data error correction circuit configured for correcting an error of the read data according to the read parity and outputting the output data, based on the error correction control signal; and
a scrub operation control circuit configured for generating the scrub write control signal and generating the scrub data by buffering the output data, based on the scrub control signal.
9. The semiconductor device according to claim 1, further comprising:
a read write control circuit configured for generating a read control signal or a write control signal by decoding a command or generating a write control signal based on the scrub write control signal; and
a memory core circuit including the memory array, and configured for outputting the read data and the read parity from the memory array based on the read control signal and storing the scrub data in the memory array based on the write control signal.
10. A semiconductor device comprising:
an operation control circuit configured for generating an error correction control signal based on a level of a core voltage being lower than a level of a reference voltage; and
an error correction circuit configured for correcting an error of read data according to a read parity and generating output data based on the error correction control signal; and
a memory array configured to output the read data and the read parity to the error correction circuit based on a read operation.
11. The semiconductor device according to claim 10, wherein the operation control circuit generates a scrub control signal based on the level of the core voltage being lower than a level obtained by subtracting a level of a predetermined voltage from the level of the reference voltage.
12. The semiconductor device according to claim 11, wherein the error correction circuit generates a scrub write control signal and generates scrub data by buffering the output data, based on the scrub control signal.
13. The semiconductor device according to claim 10, wherein the operation control circuit comprises:
a voltage detection circuit configured for generating first to third detection signals depending upon the level of the core voltage; and
a control signal generation circuit configured for generating the error correction control signal and the scrub control signal based on the first to third detection signals.
14. The semiconductor device according to claim 13, wherein the voltage detection circuit generates the first detection signal which is enabled, based on the level of the core voltage being equal to or higher than the level of the reference voltage, generates the second detection signal which is enabled, based on the level of the core voltage being lower than the level of the reference voltage and being equal to or higher than the level obtained by subtracting the level of the predetermined voltage from the level of the reference voltage, and generates the third detection signal which is enabled, based on the level of the core voltage being lower than the level obtained by subtracting the level of the predetermined voltage from the level of the reference voltage.
15. The semiconductor device according to claim 13, wherein the control signal generation circuit generates the error correction control signal based on the second detection signal being enabled, and generates the error correction control signal and the scrub control signal based on the third detection signal being enabled.
16. The semiconductor device according to claim 10, further comprising:
a read write control circuit configured for generating a read control signal or a write control signal by decoding a command or generating a write control signal based on the scrub write control signal; and
a memory core circuit including the memory array, and configured for outputting the read data and the read parity from the memory array based on the read control signal and storing the scrub data in the memory array based on the write control signal.
17. A semiconductor system comprising:
a first semiconductor device configured for outputting a command and being inputted with output data; and
a second semiconductor device configured for generating an error correction control signal and a scrub control signal depending upon an internal temperature or a level of a core voltage, and generating the output data by correcting an error of read data according to a read parity based on the error correction control signal, based on a read operation being performed based on the command,
wherein the read parity and the read data are outputted from a memory array, included in the second semiconductor device, in the read operation.
18. The semiconductor system according to claim 17, wherein the second semiconductor device generates the error correction control signal based on the internal temperature being equal to or higher than a first predetermined temperature and generates the scrub control signal based on the internal temperature being equal to or higher than a second predetermined temperature, and the second predetermined temperature is set to be higher than the first predetermined temperature.
19. The semiconductor system according to claim 17, wherein the second semiconductor device generates the error correction control signal based on the level of the core voltage being lower than a level of a reference voltage, and generates the scrub control signal based on the level of the core voltage being lower than a level obtained by subtracting a level of a predetermined voltage from the level of the reference voltage.
20. The semiconductor system according to claim 17, wherein the second semiconductor device generates scrub data by buffering the output data based on the scrub control signal, and stores the scrub data in the memory array.
21. A semiconductor device comprising:
an operation control circuit configured to generate a detection signal based on an internal temperature of the semiconductor device; and
an error correction circuit configured to output read data as output data with or without performing an error correction operation and with or without performing a scrub operation based on the detection signal.
22. The semiconductor device according to claim 21, wherein when the internal temperature is below a first predetermined temperature the error correction circuit is configured to output the read data as the output data without performing the error correction operation and without performing the scrub operation.
23. The semiconductor device according to claim 21,
wherein when the internal temperature is greater than or equal to a first predetermined temperature and less than a second predetermined temperature the error correction circuit is configured to output the read data as the output data with performing the error correction operation and without performing the scrub operation, and
wherein the second predetermined temperature is set to be greater than the first predetermined temperature.
24. The semiconductor device according to claim 21,
wherein when the internal temperature is greater than a first and a second predetermined temperature the error correction circuit is configured to output the read data as the output data with performing the error correction operation and with performing the scrub operation, and
wherein the second predetermined temperature is set to be greater than the first predetermined temperature.
25. The semiconductor device according to claim 21,
wherein the error correction operation includes correcting an error of the read data according to a read parity and generating the output data, and
wherein the scrub operation includes generating scrub data by buffering the output data.
26. A semiconductor device comprising:
an operation control circuit configured to generate a detection signal based on a level of a core voltage of the semiconductor device; and
an error correction circuit configured to output read data as output data with or without performing an error correction operation and with or without performing a scrub operation based on the detection signal.
27. The semiconductor device according to claim 26,
wherein when the level of the core voltage is equal to or higher than a reference voltage the error correction circuit is configured to output the read data as the output data without performing the error correction operation and without performing the scrub operation.
28. The semiconductor device according to claim 26,
wherein when the level of the core voltage is lower, by a level equal to or lower than the level of a predetermined voltage, than a reference voltage the error correction circuit is configured to output the read data as the output data with performing the error correction operation and without performing the scrub operation.
29. The semiconductor device according to claim 26,
wherein when the level of the core voltage is lower, by a level higher than the level of the predetermined voltage, than the reference voltage the error correction circuit is configured to output the read data as the output data with performing the error correction operation and with performing the scrub operation.
30. The semiconductor device according to claim 26,
wherein the error correction operation includes correcting an error of the read data according to a read parity and generating the output data, and
wherein the scrub operation includes generating scrub data by buffering the output data.
US15/257,164 2016-06-23 2016-09-06 Semiconductor device and semiconductor system Active 2037-07-05 US10319462B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2016-0078820 2016-06-23
KR1020160078820A KR102647418B1 (en) 2016-06-23 2016-06-23 Semiconductor device and semiconductor system

Publications (2)

Publication Number Publication Date
US20170371745A1 true US20170371745A1 (en) 2017-12-28
US10319462B2 US10319462B2 (en) 2019-06-11

Family

ID=60677533

Family Applications (1)

Application Number Title Priority Date Filing Date
US15/257,164 Active 2037-07-05 US10319462B2 (en) 2016-06-23 2016-09-06 Semiconductor device and semiconductor system

Country Status (2)

Country Link
US (1) US10319462B2 (en)
KR (1) KR102647418B1 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20180018219A1 (en) * 2016-07-18 2018-01-18 SK Hynix Inc. Semiconductor devices and semiconductor systems
US11204837B2 (en) * 2019-11-14 2021-12-21 Samsung Electronics Co., Ltd. Electronic systems, fault detecting methods thereof, system on chips, and bus systems
US20230043623A1 (en) * 2021-08-05 2023-02-09 SK Hynix Inc. Semiconductor system related to performing a training operation
US20240134744A1 (en) * 2022-10-25 2024-04-25 Micron Technology, Inc. Command address fault detection using a parity pin
US12124332B2 (en) 2018-10-12 2024-10-22 Supermem, Inc. Error correcting memory systems

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102161833B1 (en) * 2018-12-31 2020-10-05 성균관대학교산학협력단 Device for Temperature-Aware MLC(Multi Level Cell) PRAM(Phase-change Random Access Memory) Scrubbing
KR102787324B1 (en) 2020-01-07 2025-03-27 삼성전자주식회사 Semiconductor memory devices and memory systems including the same

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100005366A1 (en) * 2008-07-01 2010-01-07 International Business Machines Corporation Cascade interconnect memory system with enhanced reliability
US20140082255A1 (en) * 2012-09-20 2014-03-20 Clinton Allen Powell Method and System for Preventing Unreliable Data Operations at Cold Temperatures

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006172590A (en) * 2004-12-15 2006-06-29 Hitachi Global Storage Technologies Netherlands Bv Manufacturing method of magnetic disk drive
KR101796116B1 (en) * 2010-10-20 2017-11-10 삼성전자 주식회사 Semiconductor device, memory module and memory system having the same and operating method thereof
US8472274B2 (en) 2011-03-02 2013-06-25 Apple Inc. Using temperature sensors with a memory device
TWI430094B (en) 2011-09-22 2014-03-11 Phison Electronics Corp Memory storage device, memory controller, and temperature management method
JP5306512B1 (en) * 2012-04-27 2013-10-02 ラピスセミコンダクタ株式会社 Semiconductor device, measuring instrument, and correction method
KR20140045168A (en) * 2012-10-08 2014-04-16 삼성전자주식회사 Non-volatile memory device, memory system and operating method thereof
KR102244618B1 (en) * 2014-02-21 2021-04-26 삼성전자 주식회사 Flash memory device and controlling method of flash memory device
KR20150121562A (en) * 2014-04-21 2015-10-29 삼성전자주식회사 Non-volatile memory system and operating method of non-volatile memory system
KR102193682B1 (en) 2014-08-01 2020-12-21 삼성전자주식회사 Semiconductor memory device having selective ECC function

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100005366A1 (en) * 2008-07-01 2010-01-07 International Business Machines Corporation Cascade interconnect memory system with enhanced reliability
US20140082255A1 (en) * 2012-09-20 2014-03-20 Clinton Allen Powell Method and System for Preventing Unreliable Data Operations at Cold Temperatures

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20180018219A1 (en) * 2016-07-18 2018-01-18 SK Hynix Inc. Semiconductor devices and semiconductor systems
US12124332B2 (en) 2018-10-12 2024-10-22 Supermem, Inc. Error correcting memory systems
US11204837B2 (en) * 2019-11-14 2021-12-21 Samsung Electronics Co., Ltd. Electronic systems, fault detecting methods thereof, system on chips, and bus systems
US11614996B2 (en) 2019-11-14 2023-03-28 Samsung Electronics Co., Ltd. Electronic systems, fault detecting methods thereof, system on chips, and bus systems
US20230043623A1 (en) * 2021-08-05 2023-02-09 SK Hynix Inc. Semiconductor system related to performing a training operation
US11579966B1 (en) * 2021-08-05 2023-02-14 SK Hynix Inc. Semiconductor system related to performing a training operation
US20240134744A1 (en) * 2022-10-25 2024-04-25 Micron Technology, Inc. Command address fault detection using a parity pin
US12242343B2 (en) * 2022-10-25 2025-03-04 Micron Technology, Inc. Command address fault detection using a parity pin

Also Published As

Publication number Publication date
KR20180000594A (en) 2018-01-03
US10319462B2 (en) 2019-06-11
KR102647418B1 (en) 2024-03-13

Similar Documents

Publication Publication Date Title
US10319462B2 (en) Semiconductor device and semiconductor system
US10613928B2 (en) Semiconductor devices and semiconductor systems including the same
US20180052732A1 (en) Semiconductor device and semiconductor system
US10388401B2 (en) Semiconductor device, semiconductor system, and method thereof
US10379947B2 (en) Semiconductor device
US10430274B2 (en) Semiconductor devices executing an error scrub operation
US10162703B2 (en) Methods of correcting data errors and semiconductor devices used therein
US20170286218A1 (en) Semiconductor devices, and semiconductor systems
US10964406B2 (en) Methods of scrubbing errors and semiconductor modules using the same
US10289485B2 (en) Integrated circuit
US20180189134A1 (en) Semiconductor device
US20170344422A1 (en) Semiconductor devices and semiconductor systems
US9997234B1 (en) Semiconductor devices
US10261860B2 (en) Semiconductor systems
US10290333B2 (en) Semiconductor device
US10181863B2 (en) Semiconductor devices and semiconductor systems
US10460826B2 (en) Test methods of semiconductor devices and semiconductor systems used therein
KR102766654B1 (en) Semiconductor device and semiconductor system
US11429477B2 (en) Semiconductor devices
US10014073B2 (en) Semiconductor devices
KR20170130684A (en) Semiconductor device
KR20180027656A (en) Semiconductor device and semiconductor system

Legal Events

Date Code Title Description
AS Assignment

Owner name: SK HYNIX INC., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, DO YUN;KIM, CHANG HYUN;REEL/FRAME:039918/0673

Effective date: 20160802

STPP Information on status: patent application and granting procedure in general

Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS

STPP Information on status: patent application and granting procedure in general

Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT RECEIVED

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4