Product Sample & Technical Tools & Support & Reference

Folder Buy Documents Software Community Design

LP5900
SNVS358R – JULY 2005 – REVISED JUNE 2016

LP5900 150-mA Ultra-Low-Noise LDO for RF and Analog Circuits -

Requires No Bypass Capacitor
1 Features 3 Description
•
1 Input Voltage Range, 2.5 V to 5.5 V The LP5900 is an LDO capable of supplying 150-mA
output current. Designed to meet the requirements of
• Output Voltage Range, 1.5 V to 4.5 V RF and analog circuits, the LP5900 device provides
• Stable with 0.47-μF Ceramic Input and Output low noise, high PSRR, low quiescent current, and low
Capacitors line transient response figures. Using new innovative
• No Noise Bypass Capacitor Required design techniques the LP5900 offers class-leading
device noise performance without a noise bypass
• Logic Controlled Enable
capacitor.
• Thermal-Overload and Short-Circuit Protection
The device is designed to work with 0.47-μF input
• −40°C to 125°C Junction Temperature Range for and output ceramic capacitors (no bypass capacitor
Operation required).
• Output Current, 150 mA
The device is available in a DSBGA (YZR) package
• Low Output Voltage Noise, 6.5 μVRMS and a WSON package; the device is also available in
• PSRR, 75 dB at 1 kHz an extremely thin DSBGA (YPF) package. For all
• Output Voltage Tolerance, ±2% voltage and package options available today, see the
Package Option Addendum (POA) at the end of this
• Virturally Zero IQ (Disabled), < 1 µA data sheet. For any other fixed output voltages from
• Very Low IQ (Enabled), 25 μA 1.5 V to 4.5 V in 25-mV steps and all other package
• Start-up Time, 150 μs options, contact your local TI Sales office.
• Low Dropout, 80 mV Typ.
Device Information(1)
PART NUMBER PACKAGE BODY SIZE
2 Applications
DSBGA (4) 1.108 mm × 1.083 mm (MAX)
• Cellular Phones LP5900
WSON (6) 2.50 mm × 2.20 mm (NOM)
• PDA Handsets
(1) For all available packages, see the orderable addendum at
• Wireless LAN Devices the end of the data sheet.

Simplified Schematic

INPUT IN OUT OUTPUT

0.47 PF 0.47 PF

LP5900

ENABLE EN
GND

GND

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
LP5900
SNVS358R – JULY 2005 – REVISED JUNE 2016 www.ti.com

Table of Contents
1 Features .................................................................. 1 7.4 Device Functional Modes........................................ 11
2 Applications ........................................................... 1 8 Application and Implementation ........................ 12
3 Description ............................................................. 1 8.1 Application Information............................................ 12
4 Revision History..................................................... 2 8.2 Typical Application .................................................. 12
5 Pin Configuration and Functions ......................... 3 9 Power Supply Recommendations...................... 14
6 Specifications......................................................... 4 10 Layout................................................................... 15
6.1 Absolute Maximum Ratings ..................................... 4 10.1 Layout Guidelines ................................................. 15
6.2 ESD Ratings.............................................................. 4 10.2 Layout Examples................................................... 15
6.3 Recommended Operating Conditions....................... 4 10.3 DSBGA Mounting.................................................. 15
6.4 Thermal Information .................................................. 4 10.4 DSBGA Light Sensitivity ....................................... 16
6.5 Electrical Characteristics........................................... 5 10.5 WSON Mounting ................................................... 16
6.6 Output and Input Capacitor, Recommended 11 Device and Documentation Support ................. 17
Specifications ............................................................. 6 11.1 Documentation Support ........................................ 17
6.7 Typical Characteristics .............................................. 7 11.2 Trademarks ........................................................... 17
7 Detailed Description ............................................ 10 11.3 Electrostatic Discharge Caution ............................ 17
7.1 Overview ................................................................. 10 11.4 Glossary ................................................................ 17
7.2 Functional Block Diagram ....................................... 10 12 Mechanical, Packaging, and Orderable
7.3 Feature Description................................................. 10 Information ........................................................... 17

4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision Q (February 2015) to Revision R Page

• Changed "Linear Regulator" to "LDO" in title and first sentence of Description ................................................................... 1

Changes from Revision P (December 2014) to Revision Q Page

• Added NC and Thermal Pad descriptions in Pin Functions .................................................................................................. 3

• Changed Handling Ratings to ESD Ratings table format; move storage temp spec to Ab Max; delete soldering info
(in POA) .................................................................................................................................................................................. 4
• Changed Unit for Line and Load regulation .......................................................................................................................... 5
• Changed Il to Iout ..................................................................................................................................................................... 7
• Changed Il to Iout ..................................................................................................................................................................... 8
• Changed Il to Iout ..................................................................................................................................................................... 9
• Added WSON Mounting subsection .................................................................................................................................... 16
• Added another related doc link ............................................................................................................................................ 17

Changes from Revision O (April 2013) to Revision P Page

• Added Pin Configuration and Functions section, Handling Ratings table, Feature Description section, Device
Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout
section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information
section; updated pin names and thermal information ........................................................................................................... 1

Changes from Revision N (April 2013) to Revision O Page

• Changed layout of National Data Sheet to TI format ........................................................................................................... 16

this is the ROD for SNVS358

2 Submit Documentation Feedback Copyright © 2005–2016, Texas Instruments Incorporated

Product Folder Links: LP5900

 LP5900
www.ti.com SNVS358R – JULY 2005 – REVISED JUNE 2016

5 Pin Configuration and Functions

YZR and YPF Packages

4-Pin DSBGA
IN OUT OUT IN
A2 B2 B2 A2

A1 B1 B1 A1
EN GND GND EN
Top View Bottom View

NGF Package
6-Pin WSON with Exposed Thermal Pad

OUT 1 6 IN IN 6 1 OUT

Thermal Thermal
N/C 2 5 N/C N/C 5 2 N/C
Pad Pad

GND 3 4 EN EN 4 3 GND

Top View Bottom View

Pin Functions
PIN
TYPE DESCRIPTION
DSBGA WSON NAME
EN I Enable input; disables the regulator when ≤ 0.4 V. Enables the regulator when ≥
A1 4
1.2 V. An internal 1-MΩ pull-down resistor connects this input to ground.
A2 6 IN I Input voltage supply. Connect a 0.47-µF capacitor at this input.
B1 3 GND — Common ground
OUT O Output voltage. A 0.47-μF Low ESR capacitor should be connected to this pin.
B2 1
Connect this output to the load circuit.
— 2 NC — No internal connection.
The exposed thermal pad on the bottom of the packagemust be connected to a
copper area on the PCB under the package. TI recommends use of thermal vias
to remove heat from the package into the PCB. Connect the thermal pad to
Thermal
— Thermal Pad — ground potential or leave floating. Do not connect the thermal pad to any potential
Pad
other than the same ground potential seen at device pin 3. For additional
information on using TI's non-pullback WSON package, see AN-1187 Leadless
Leadframe Package (LLP) (SNOA401).

Copyright © 2005–2016, Texas Instruments Incorporated Submit Documentation Feedback 3

Product Folder Links: LP5900
LP5900
SNVS358R – JULY 2005 – REVISED JUNE 2016 www.ti.com

6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1) (2) (3)
MIN MAX UNIT
Input voltage, VIN –0.3 6
Output voltage, VOUT –0.3 VIN + 0.3 V
Enable input voltage, VEN –0.3 VIN + 0.3
Continuous power dissipation (4) Internally Limited
Junction temperature, TJMAX 150 °C
Storage temperature, Tstg –65 150 °C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are with respect to the potential at the GND pin.
(3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and
specifications.
(4) Internal thermal shutdown circuitry protects the device from permanent damage.

6.2 ESD Ratings

VALUE UNIT
V(ESD) Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1) ±2000 V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)
MIN MAX UNIT
Input voltage, VIN 2.5 5.5 V
Enable voltage, VEN 0 VIN + 0.3 V
(2)
Output current, IOUT 0 150 mA
Junction temperature, TJ –40 125 °C
Ambient temperature, TA (2) –40 85 °C

(1) All voltages are with respect to the potential at the GND pin.
(2) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may
have to be derated. Maximum ambient temperature (TA-MAX) is dependent on the maximum operating junction temperature (TJ-MAX-OP =
125°C), the maximum power dissipation of the device in the application (PD-MAX), and the junction-to ambient thermal resistance of the
part/package in the application (RθJA), as given by the following equation: TA-MAX = TJ-MAX-OP – (RθJA × PD-MAX). See Application and
Implementation.

6.4 Thermal Information

LP5900
THERMAL METRIC (1) NGF YZR/YPF UNIT
6 PINS 4 PINS
RθJA Junction-to-ambient thermal resistance 79.8 177.7 °C/W
RθJC(top) Junction-to-case (top) thermal resistance 84.4 0.7 °C/W
RθJB Junction-to-board thermal resistance 20.4 35.6 °C/W
ψJT Junction-to-top characterization parameter 2.6 5.8 °C/W
ψJB Junction-to-board characterization parameter 20.3 35.3 °C/W
RθJC(bot) Junction-to-case (bottom) thermal resistance 11.2 — °C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.

4 Submit Documentation Feedback Copyright © 2005–2016, Texas Instruments Incorporated

Product Folder Links: LP5900

 LP5900
www.ti.com SNVS358R – JULY 2005 – REVISED JUNE 2016

6.5 Electrical Characteristics

Unless otherwise noted, specifications apply in Figure 16 with: VIN = VOUT (NOM) + 1 V, VEN = 1.2 V, CIN = COUT = 0.47 μF, IOUT
= 1 mA. (1) (2)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
VIN Input voltage 2.5 5.5 V
Output voltage tolerance VIN = (VOUT(NOM) + 1 V) to 5.5 V, IOUT = 1 −2% 2%
mA to 150 mA,
–40°C ≤ TJ ≤ 125°C
ΔVOUT
Line regulation VIN = (VOUT(NOM) + 1 V) to 5.5 V, IOUT = 1
0.05 %V
mA
Load regulation IOUT = 1 mA to 150 mA 0.001 %mA
ILOAD Load current See (3)
mA
Maximum output current –40°C ≤ TJ ≤ 125°C 150
VEN = 1.2 V, IOUT = 0 mA 25
VEN = 1.2 V, IOUT = 0 mA, –40°C ≤ TJ ≤ 50
125°C
VEN = 1.2 V, IOUT = 150 mA 160
IQ Quiescent current (4) VEN = 1.2 V, IOUT = 150 mA, –40°C ≤ TJ ≤ 230 µA
125°C
VEN = 0.3 V (disabled) 0.003
VEN = 0.3 V (disabled, –40°C ≤ TJ ≤
1
125°C
IG Ground current (5) IOUT = 0 mA (VOUT = 2.5 V) 30 µA
(6)
VDO Dropout voltage IOUT = 150 mA 80
mV
IOUT = 150 mA, –40°C ≤ TJ ≤ 125°C 150
ISC Short-circuit current limit (7) 300 mA
f = 100 Hz, IOUT = 150 mA 85
f = 1 kHz, IOUT = 150 mA 75
PSRR Power supply rejection ratio (8) f = 10 kHz, IOUT = 150 mA 65 dB
f = 50 kHz, IOUT = 150 mA 52
f = 100 kHz, IOUT = 150 mA 40
en Output noise voltage (8) BW = 10 Hz to 100 IOUT = 0 mA 7 μVRMS
kHz, VIN = 4.2 V
IOUT = 1 mA 10
IOUT = 150 mA 6.5
TSHUTDOWN Thermal shutdown Temperature 160
ºC
Hysteresis 20
LOGIN INPUT THRESHOLDS
VIL Low input threshold (VEN) VIN = 2.5 V to 5.5 V, –40°C ≤ TJ ≤ 125°C 0.4 V
VIH High input threshold (VEN) VIN = 2.5 V to 5.5 V, –40°C ≤ TJ ≤ 125°C 1.2 V
VEN = 5.5 V and VIN = 5.5 V 5.5
IEN Input current at EN pin (9) μA
VEN = 0 V and VIN = 5.5 V 0.001

(1) All voltages are with respect to the potential at the GND pin.
(2) Minimum and Maximum limits are specified by design, test, or statistical analysis. Typical numbers are not ensured, but do represent the
most likely norm.
(3) The device maintains a stable, regulated output voltage without a load current.
(4) Quiescent current is defined here as the difference in current between the input voltage source and the load at the OUT pin.
(5) Ground current is defined here as the total current flowing to ground as a result of all input voltages applied to the device.
(6) Dropout voltage is the voltage difference between the input and the output at which the output voltage drops to 100 mV below its
nominal value. This parameter only applies to output voltages above 2.5 V.
(7) Short-circuit current is measured with OUT pulled to 0 V and IN worst case = 6 V.
(8) This specification is specified by design.
(9) There is a 1-MΩ resistor between EN pin and ground on the device.

Copyright © 2005–2016, Texas Instruments Incorporated Submit Documentation Feedback 5

Product Folder Links: LP5900
LP5900
SNVS358R – JULY 2005 – REVISED JUNE 2016 www.ti.com

Electrical Characteristics (continued)

Unless otherwise noted, specifications apply in Figure 16 with: VIN = VOUT (NOM) + 1 V, VEN = 1.2 V, CIN = COUT = 0.47 μF, IOUT
= 1 mA.(1)(2)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
TRANSIENT CHARACTERISTICS
Line transient (8) VIN = (VOUT(NOM) + 1 V) to (VOUT(NOM) +
1.6 V) in 30 μs, IOUT = 1 mA, –40°C ≤ TJ ≤ −2
125°C
mV
VIN = (VOUT(NOM) + 1.6 V) to (VOUT(NOM) +
1 V) in 30 μs, IOUT = 1 mA, –40°C ≤ TJ ≤ 2
125°C
ΔVOUT
Load transient (8) IOUT = 1 mA to 150 mA in 10 μs, –40°C ≤
−110
TJ ≤ 125°C
mV
IOUT = 150 mA to 1 mA in 10 μs, –40°C ≤
50
TJ ≤ 125°C
Overshoot on start-up (8) –40°C ≤ TJ ≤ 125°C 20 mV
Turnon time To 95% of VOUT(NOM) 150 300 μs

6.6 Output and Input Capacitor, Recommended Specifications (1)

PARAMETER TEST CONDITIONS MIN NOM MAX UNIT
CIN Input capacitance Capacitance for stability 0.47 µF
Capacitance for stability, –40°C ≤ TJ ≤ 0.33
125°C
COUT Output capacitance Capacitance for stability 0.47
Capacitance for stability, –40°C ≤ TJ ≤ 0.33 10
125°C
ESR Output/Input capacitance 5 500 mΩ

(1) The minimum capacitance must be greater than 0.33 µF over the full range of operating conditions. The capacitor tolerance must be
30% or better over the full temperature range. The full range of operating conditions for the capacitor in the application should be
considered during device selection to ensure this minimum capacitance specification is met. TI recommends X7R capacitors; however,
capacitor types X5R, Y5V and Z5U may be used with consideration of the application and conditions.

6 Submit Documentation Feedback Copyright © 2005–2016, Texas Instruments Incorporated

Product Folder Links: LP5900

 LP5900
www.ti.com SNVS358R – JULY 2005 – REVISED JUNE 2016

6.7 Typical Characteristics

Unless otherwise specified, CIN = COUT = 0.47 µF, VIN = VOUT(NOM) + 1 V, VEN = 1.2 V, IOUT = 1 mA , T A = 25°C.

Figure 1. Output Noise Density Figure 2. Power Supply Rejection Ratio

Figure 3. Power Supply Rejection Ratio Figure 4. Output Voltage Change vs Temperature

Figure 5. Ground Current vs VIN, I LOAD = 0 mA Figure 6. Ground Current vs VIN, I LOAD = 1 mA

Copyright © 2005–2016, Texas Instruments Incorporated Submit Documentation Feedback 7

Product Folder Links: LP5900
LP5900
SNVS358R – JULY 2005 – REVISED JUNE 2016 www.ti.com

Typical Characteristics (continued)

Unless otherwise specified, CIN = COUT = 0.47 µF, VIN = VOUT(NOM) + 1 V, VEN = 1.2 V, IOUT = 1 mA , T A = 25°C.

Figure 7. Ground Current vs VIN, I LOAD = 100 mA Figure 8. Ground Current vs Load Current

Figure 9. Short-Circuit Current Figure 10. Load Transient

Figure 11. Line Transient Figure 12. Enable Start-up Time, (IOUT= 1 mA, VOUT = 2.8 V)

8 Submit Documentation Feedback Copyright © 2005–2016, Texas Instruments Incorporated

Product Folder Links: LP5900

 LP5900
www.ti.com SNVS358R – JULY 2005 – REVISED JUNE 2016

Typical Characteristics (continued)

Unless otherwise specified, CIN = COUT = 0.47 µF, VIN = VOUT(NOM) + 1 V, VEN = 1.2 V, IOUT = 1 mA , T A = 25°C.

Figure 13. Enable Start-up Time, (IOUT= 100 mA, VOUT = 2.8 Figure 14. Enable Start-up Time, (IOUT= 1 mA, VOUT = 2.8 V)
V)

Figure 15. Dropout Over Temperature (100 mA)

Copyright © 2005–2016, Texas Instruments Incorporated Submit Documentation Feedback 9

Product Folder Links: LP5900
LP5900
SNVS358R – JULY 2005 – REVISED JUNE 2016 www.ti.com

7 Detailed Description

7.1 Overview
Designed to meet the needs of sensitive RF and analog circuits, the LP5900 provides low noise, high PSRR, and
low quiescent current, as well as low line and load transient response figures. Using new innovative design
techniques, the LP5900 offers class-leading noise performance without the need for a separate noise filter
capacitor.

7.2 Functional Block Diagram

IN OUT

EN POR

+
RF
CF
+
VBG
1.2 V

GND

EN + EN

1M VIH

7.3 Feature Description

7.3.1 No-Load Stability
The LP5900 remains stable and in regulation with no external load.

7.3.2 Enable Control

The LP5900 enable (EN) pin is internally held low by a 1-MΩ resistor to GND. The EN must be higher than the
VIH threshold to ensure that the device is fully enabled under all operating conditions. The EN pin voltage must
be lower than the VIL threshold to ensure that the device is fully disabled.

7.3.3 Low Noise Output

Any internal noise at the LP5900 reference voltage is reduced by a first order low-pass RC filter before it is
passed to the output buffer stage. This eliminates the need for the external bypass capacitor for noise
suppression.

10 Submit Documentation Feedback Copyright © 2005–2016, Texas Instruments Incorporated

Product Folder Links: LP5900

 LP5900
www.ti.com SNVS358R – JULY 2005 – REVISED JUNE 2016

Feature Description (continued)

7.3.4 Thermal-Overload Protection
Thermal-overload protection disables the output when the junction temperature rises to approximately 160°C
which allows the device to cool. When the junction temperature cools to approximately 140°C, the output is
enabled. Based on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit
may cycle on and off. This thermal cycling limits the dissipation of the regulator and protects it from damage as a
result of overheating.

7.4 Device Functional Modes

7.4.1 Operation with Enable Control
The LP5900 may be switched ON or OFF by a logic input at the EN pin. A high voltage at this pin turns the
device on. When the EN pin is low, the regulator output is off, and the device typically consumes 3 nA. However,
if the application does not require the shutdown feature, the EN pin can be tied to IN pin to keep the regulator
output permanently on. In this case the supply voltage must be fully established 500 μs or less to ensure correct
operation of the start-up circuit. Failure to comply with this condition may cause a delayed start-up time of
several seconds.
A 1 MΩ pull-down resistor ties the EN input to ground, and this ensures that the device will remain off when the
EN pin is left open circuit. To ensure proper operation, the signal source used to drive the EN input must be able
to swing above and below the specified turn-on/off voltage thresholds listed in the Electrical Characteristics
section under VIL and VIH.

7.4.2 Operation with Minimum Operating Input Voltage (VIN)

The LP5900 does not include any dedicated UVLO circuitry. The LP5900 internal circuitry is not fully functional
until VIN is at least 2.5 V. The output voltage is not regulated until VIN ≥ (VOUT + VDO).

Copyright © 2005–2016, Texas Instruments Incorporated Submit Documentation Feedback 11

Product Folder Links: LP5900
LP5900
SNVS358R – JULY 2005 – REVISED JUNE 2016 www.ti.com

8 Application and Implementation

NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LP5900 is a linear regulator capable of supplying a 150-mA output current. Designed to meet the
requirements of RF and nalog circuits, the device provides low noise, high PSRR, low quiescent current, and low
line transient response figures. Using new innovative design techniques the LP5900 offers class-leading device
noise performance and is designed to work with 0.47-μF input and output ceramic capacitors (no bypass
capacitor is required).

8.2 Typical Application

Figure 16 shows the typical application circuit for the LP5900. Input and output capacitances may need to be
increased above the 0.47-μF minimum for some applications.

INPUT IN OUT OUTPUT

0.47 PF 0.47 PF

LP5900

ENABLE EN
GND

GND

Figure 16. LP5900 Typical Application

8.2.1 Design Requirements

DESIGN PARAMETER MIN MAX UNITS

Input voltage range 2.5 5.5 V
Output voltage 2.8 V
Output current 150 mA
Output capacitor range 0.47 10 μF
Input/Output capacitor ESR range 5 500 mΩ

8.2.2 Detailed Design Procedure

8.2.2.1 Power Dissipation

The permissible power dissipation for any package is a measure of the capability of the device to pass heat from
the power source, the junctions of the device, to the ultimate heat sink, the ambient environment. Thus the power
dissipation is dependent on the ambient temperature and the thermal resistance across the various interfaces
between the die and ambient air. As stated in Recommended Operating Conditions, the allowable power
dissipation for the device in a given package can be calculated using Equation 1:

12 Submit Documentation Feedback Copyright © 2005–2016, Texas Instruments Incorporated

Product Folder Links: LP5900

 LP5900
www.ti.com SNVS358R – JULY 2005 – REVISED JUNE 2016

(TJMAX - TA)
PD =
RTJA (1)
The actual power dissipation across the device can be represented by Equation 2:
PD = (VIN – VOUT) × IOUT (2)
This establishes the relationship between the power dissipation allowed due to thermal consideration, the voltage
drop across the device, and the continuous current capability of the device. These two equations should be used
to determine the optimum operating conditions for the device in the application.

8.2.2.2 External Capacitors

Like any low-dropout regulator, the LP5900 requires external capacitors for regulator stability. The LP5900 is
specifically designed for portable applications requiring minimum board space and smallest components. These
capacitors must be correctly selected for good performance.

8.2.2.2.1 Input Capacitor

An input capacitor is required for stability. The input capacitor should be at least equal to or greater than the
output capacitor. It is recommended that a 0.47-µF capacitor be connected between the LP5900 IN pin and
ground.
This capacitor must be located a distance of not more than 1 cm from the input pin and returned to a clean
analog ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input.
Important: To ensure stable operation it is essential that good PCB practices are employed to minimize ground
impedance and keep input inductance low. If these conditions cannot be met, or if long leads are to be used to
connect the battery or other power source to the LP5900, then it is recommended to increase the input capacitor
to at least 2.2 µF. Also, tantalum capacitors can suffer catastrophic failures due to surge current when connected
to a low-impedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at
the input, it must be ensured by the manufacturer to have a surge current rating sufficient for the application.
There are no requirements for the equivalent series resistance (ESR) on the input capacitor, but tolerance and
temperature coefficient must be considered when selecting the capacitor to ensure the capacitance will remain
0.47 μF ±30% over the entire operating temperature range.

8.2.2.2.2 Output Capacitor

The LP5900 is designed specifically to work with very small ceramic output capacitors. A ceramic capacitor
(dielectric types X5R or X7R) in the 0.47 μF to 10 μF range, and with ESR between 5 mΩ to 500 mΩ, is suitable
in the LP5900 application circuit. For this device the output capacitor should be connected between the OUT pin
and a good ground connection and should be mounted within 1 cm of the device.
It may also be possible to use tantalum or film capacitors at the device output, OUT, but these are not as
attractive for reasons of size and cost (see the Capacitor Characteristics section below).
The output capacitor must meet the requirement for the minimum value of capacitance and have an ESR value
that is within the range 5 mΩ to 500 mΩ for stability.

8.2.2.2.3 Capacitor Characteristics

The LP5900 is designed to work with ceramic capacitors on the input and output to take advantage of the
benefits they offer. For capacitance values in the range of 0.47 μF to 4.7 μF, ceramic capacitors are the smallest,
least expensive and have the lowest ESR values, thus making them best for eliminating high frequency noise.
The ESR of a typical 0.47-μF ceramic capacitor is in the range of 20 mΩ to 40 mΩ, which easily meets the
equivalent series resistance (ESR) requirement for stability for the LP5900.
The temperature performance of ceramic capacitors varies by type and manufacturer. Most large value ceramic
capacitors (≥ 2.2 µF) are manufactured with Z5U or Y5V temperature characteristics, which results in the
capacitance dropping by more than 50% as the temperature goes from 25°C to 85°C.
A better choice for temperature coefficient in a ceramic capacitor is X7R. This type of capacitor is the most stable
and holds the capacitance within ±15% over the temperature range. Tantalum capacitors are less desirable than
ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance
and voltage ratings in the 0.47 μF to 4.7 μF range.

Copyright © 2005–2016, Texas Instruments Incorporated Submit Documentation Feedback 13

Product Folder Links: LP5900
LP5900
SNVS358R – JULY 2005 – REVISED JUNE 2016 www.ti.com

Another important consideration is that tantalum capacitors have higher ESR values than equivalent size
ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the
stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic
capacitor with the same ESR value. It should also be noted that the ESR of a typical tantalum will increase about
2:1 as the temperature goes from 25°C down to −40°C, so some guard band must be allowed.

8.2.3 Application Curve

Figure 17. Enable Start-up Time, IOUT = 100 mA, VOUT = 2.8 V

9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 2.5 V and 5.5 V. This input supply
must be well regulated. To ensure that the LP5900 output voltage is well regulated, the input supply must be at
least VOUT + 1 V.

14 Submit Documentation Feedback Copyright © 2005–2016, Texas Instruments Incorporated

Product Folder Links: LP5900

 LP5900
www.ti.com SNVS358R – JULY 2005 – REVISED JUNE 2016

10 Layout

10.1 Layout Guidelines

The device is designed to operate from an input voltage supply range between 2.5 V and 5.5 V. This input supply
must be well regulated. To ensure that the LP5900 output voltage is well regulated, the input supply must be at
least VOUT + 1 V.

10.2 Layout Examples

IN OUT
LP5900TL

A2 B2

CIN COUT
A1
1 B1

Power Ground
EN

Figure 18. DSBGA Layout

LP5900SD

CIN
OUT IN
1 6
COUT

2 PAD 5

Power Ground 3 4 EN

Figure 19. WSON Layout

10.3 DSBGA Mounting

The DSBGA package requires specific mounting techniques, which are detailed in AN-1112 DSBGA Wafer Level
Chip Scale Package (SNVA009). For best results during assembly, alignment ordinals on the PC board may be
used to facilitate placement of the DSBGA device.
For best results during assembly, alignment ordinals on the PC board may be used to facilitate placement of the
DSBGA device.

Copyright © 2005–2016, Texas Instruments Incorporated Submit Documentation Feedback 15

Product Folder Links: LP5900
LP5900
SNVS358R – JULY 2005 – REVISED JUNE 2016 www.ti.com

10.4 DSBGA Light Sensitivity

Exposing the DSBGA device to direct light may cause incorrect operation of the device. Light sources such as
halogen lamps can affect electrical performance if they are situated in proximity to the device.
Light with wavelengths in the red and infra-red part of the spectrum has the most detrimental effect; thus, the
fluorescent lighting used inside most buildings has very little effect on performance.

10.5 WSON Mounting

The 6-lead WSON package requires specific mounting techniques which are detailed in AN-1187 Leadless
Leadframe Package (LLP) (SNOA401). Referring to the section PCB Design Recommendations, it should be
noted that the pad style which should be used with the WSON package is the NSMD (non-solder mask defined)
type. Additionally, it is recommended the PCB terminal pads to be 0.2 mm longer than the package pads to
create a solder fillet to improve reliability and inspection.
The exposed thermal pad on the bottom of the WSON package must be connected to a copper area on the PCB
under the package. TI recommends use of thermal vias to remove heat from the package into the PCB is
recommended. Connect the thermal pad to ground potential or leave floating. Do not connect the thermal pad to
any potential other than the same ground potential seen at device pin 3.

16 Submit Documentation Feedback Copyright © 2005–2016, Texas Instruments Incorporated

Product Folder Links: LP5900

 LP5900
www.ti.com SNVS358R – JULY 2005 – REVISED JUNE 2016

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation
For related documentation see the following:
AN-1112 DSBGA Wafer Level Chip Scale Package (SNVA009)
AN-1112 AN-1112 Leadless Leadframe Package (LLP) (SNOA401)
IC Package Thermal Metrics application report (SPRA953)

11.2 Trademarks
All trademarks are the property of their respective owners.
11.3 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2005–2016, Texas Instruments Incorporated Submit Documentation Feedback 17

Product Folder Links: LP5900
 PACKAGE OPTION ADDENDUM

www.ti.com 30-Apr-2024

PACKAGING INFORMATION

Orderable Device Status Package Type Package Pins Package Eco Plan Lead finish/ MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) Ball material (3) (4/5)
(6)

LP5900SD-1.5/NOPB ACTIVE WSON NGF 6 1000 RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L15 Samples

LP5900SD-1.8/NOPB ACTIVE WSON NGF 6 1000 RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L17 Samples

LP5900SD-2.0/NOPB ACTIVE WSON NGF 6 1000 RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L18 Samples

LP5900SD-2.2/NOPB ACTIVE WSON NGF 6 1000 RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L19 Samples

LP5900SD-2.5/NOPB ACTIVE WSON NGF 6 1000 RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L13 Samples

LP5900SD-2.7/NOPB ACTIVE WSON NGF 6 1000 RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L14 Samples

LP5900SD-2.8/NOPB ACTIVE WSON NGF 6 1000 RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L12 Samples

LP5900SD-3.0/NOPB ACTIVE WSON NGF 6 1000 RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L20 Samples

LP5900SD-3.3/NOPB ACTIVE WSON NGF 6 1000 RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L16 Samples

LP5900SDX-1.8/NOPB ACTIVE WSON NGF 6 4500 RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L17 Samples

LP5900SDX-2.5/NOPB ACTIVE WSON NGF 6 4500 RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L13 Samples

LP5900SDX-2.7/NOPB ACTIVE WSON NGF 6 4500 RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L14 Samples

LP5900SDX-2.8/NOPB ACTIVE WSON NGF 6 4500 RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L12 Samples

LP5900SDX-3.0/NOPB ACTIVE WSON NGF 6 4500 RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L20 Samples

LP5900SDX-3.3/NOPB ACTIVE WSON NGF 6 4500 RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L16 Samples

LP5900TL-1.5/NOPB ACTIVE DSBGA YZR 4 250 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

LP5900TL-1.8/NOPB ACTIVE DSBGA YZR 4 250 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

LP5900TL-1.9/NOPB ACTIVE DSBGA YZR 4 250 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

LP5900TL-2.0/NOPB ACTIVE DSBGA YZR 4 250 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

LP5900TL-2.2/NOPB ACTIVE DSBGA YZR 4 250 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

Addendum-Page 1
 PACKAGE OPTION ADDENDUM

www.ti.com 30-Apr-2024

Orderable Device Status Package Type Package Pins Package Eco Plan Lead finish/ MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) Ball material (3) (4/5)
(6)

LP5900TL-2.3/NOPB ACTIVE DSBGA YZR 4 250 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

LP5900TL-2.5/NOPB ACTIVE DSBGA YZR 4 250 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

LP5900TL-2.6/NOPB ACTIVE DSBGA YZR 4 250 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

LP5900TL-2.65/NOPB ACTIVE DSBGA YZR 4 250 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

LP5900TL-2.7/NOPB ACTIVE DSBGA YZR 4 250 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

LP5900TL-2.75/NOPB ACTIVE DSBGA YZR 4 250 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

LP5900TL-2.8/NOPB ACTIVE DSBGA YZR 4 250 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

LP5900TL-2.85/NOPB ACTIVE DSBGA YZR 4 250 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

LP5900TL-3.0/NOPB ACTIVE DSBGA YZR 4 250 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

LP5900TL-3.3/NOPB ACTIVE DSBGA YZR 4 250 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

LP5900TL-4.5/NOPB ACTIVE DSBGA YZR 4 250 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

LP5900TLX-1.5/NOPB ACTIVE DSBGA YZR 4 3000 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

LP5900TLX-1.8/NOPB ACTIVE DSBGA YZR 4 3000 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

LP5900TLX-2.1/NOPB ACTIVE DSBGA YZR 4 3000 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

LP5900TLX-2.3/NOPB ACTIVE DSBGA YZR 4 3000 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

LP5900TLX-2.5/NOPB ACTIVE DSBGA YZR 4 3000 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

LP5900TLX-2.6/NOPB ACTIVE DSBGA YZR 4 3000 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

LP5900TLX-2.7/NOPB ACTIVE DSBGA YZR 4 3000 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

LP5900TLX-2.75/NOPB ACTIVE DSBGA YZR 4 3000 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

LP5900TLX-2.8/NOPB ACTIVE DSBGA YZR 4 3000 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

LP5900TLX-2.85/NOPB ACTIVE DSBGA YZR 4 3000 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

Addendum-Page 2
 PACKAGE OPTION ADDENDUM

www.ti.com 30-Apr-2024

Orderable Device Status Package Type Package Pins Package Eco Plan Lead finish/ MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) Ball material (3) (4/5)
(6)

LP5900TLX-3.0/NOPB ACTIVE DSBGA YZR 4 3000 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

LP5900TLX-3.3/NOPB ACTIVE DSBGA YZR 4 3000 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

LP5900XR-2.8/NOPB ACTIVE DSBGA YPF 4 250 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

LP5900XRX-2.8/NOPB ACTIVE DSBGA YPF 4 3000 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 Samples

(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.

(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.

(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

Addendum-Page 3
 PACKAGE OPTION ADDENDUM

www.ti.com 30-Apr-2024

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 4
 PACKAGE MATERIALS INFORMATION

www.ti.com 1-May-2024

TAPE AND REEL INFORMATION

REEL DIMENSIONS TAPE DIMENSIONS

K0 P1

B0 W
Reel
Diameter
Cavity A0
A0 Dimension designed to accommodate the component width
B0 Dimension designed to accommodate the component length
K0 Dimension designed to accommodate the component thickness
W Overall width of the carrier tape
P1 Pitch between successive cavity centers

Reel Width (W1)

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Sprocket Holes

Q1 Q2 Q1 Q2

Q3 Q4 Q3 Q4 User Direction of Feed

Pocket Quadrants

*All dimensions are nominal

Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1
Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
LP5900SD-1.5/NOPB WSON NGF 6 1000 178.0 12.4 2.8 2.5 1.0 8.0 12.0 Q1
LP5900SD-1.8/NOPB WSON NGF 6 1000 178.0 12.4 2.8 2.5 1.0 8.0 12.0 Q1
LP5900SD-2.0/NOPB WSON NGF 6 1000 178.0 12.4 2.8 2.5 1.0 8.0 12.0 Q1
LP5900SD-2.2/NOPB WSON NGF 6 1000 178.0 12.4 2.8 2.5 1.0 8.0 12.0 Q1
LP5900SD-2.5/NOPB WSON NGF 6 1000 178.0 12.4 2.8 2.5 1.0 8.0 12.0 Q1
LP5900SD-2.7/NOPB WSON NGF 6 1000 178.0 12.4 2.8 2.5 1.0 8.0 12.0 Q1
LP5900SD-2.8/NOPB WSON NGF 6 1000 178.0 12.4 2.8 2.5 1.0 8.0 12.0 Q1
LP5900SD-3.0/NOPB WSON NGF 6 1000 178.0 12.4 2.8 2.5 1.0 8.0 12.0 Q1
LP5900SD-3.3/NOPB WSON NGF 6 1000 178.0 12.4 2.8 2.5 1.0 8.0 12.0 Q1
LP5900SDX-1.8/NOPB WSON NGF 6 4500 330.0 12.4 2.8 2.5 1.0 8.0 12.0 Q1
LP5900SDX-2.5/NOPB WSON NGF 6 4500 330.0 12.4 2.8 2.5 1.0 8.0 12.0 Q1
LP5900SDX-2.7/NOPB WSON NGF 6 4500 330.0 12.4 2.8 2.5 1.0 8.0 12.0 Q1
LP5900SDX-2.8/NOPB WSON NGF 6 4500 330.0 12.4 2.8 2.5 1.0 8.0 12.0 Q1
LP5900SDX-3.0/NOPB WSON NGF 6 4500 330.0 12.4 2.8 2.5 1.0 8.0 12.0 Q1
LP5900SDX-3.3/NOPB WSON NGF 6 4500 330.0 12.4 2.8 2.5 1.0 8.0 12.0 Q1
LP5900TL-1.5/NOPB DSBGA YZR 4 250 178.0 8.4 1.17 1.17 0.73 4.0 8.0 Q1

Pack Materials-Page 1
 PACKAGE MATERIALS INFORMATION

www.ti.com 1-May-2024

Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1

Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
LP5900TL-1.8/NOPB DSBGA YZR 4 250 178.0 8.4 1.17 1.17 0.73 4.0 8.0 Q1
LP5900TL-1.9/NOPB DSBGA YZR 4 250 178.0 8.4 1.17 1.17 0.73 4.0 8.0 Q1
LP5900TL-2.0/NOPB DSBGA YZR 4 250 178.0 8.4 1.17 1.17 0.73 4.0 8.0 Q1
LP5900TL-2.2/NOPB DSBGA YZR 4 250 178.0 8.4 1.17 1.17 0.73 4.0 8.0 Q1
LP5900TL-2.3/NOPB DSBGA YZR 4 250 178.0 8.4 1.17 1.17 0.73 4.0 8.0 Q1
LP5900TL-2.5/NOPB DSBGA YZR 4 250 178.0 8.4 1.17 1.17 0.73 4.0 8.0 Q1
LP5900TL-2.6/NOPB DSBGA YZR 4 250 178.0 8.4 1.17 1.17 0.73 4.0 8.0 Q1
LP5900TL-2.65/NOPB DSBGA YZR 4 250 178.0 8.4 1.17 1.17 0.73 4.0 8.0 Q1
LP5900TL-2.7/NOPB DSBGA YZR 4 250 178.0 8.4 1.17 1.17 0.73 4.0 8.0 Q1
LP5900TL-2.75/NOPB DSBGA YZR 4 250 178.0 8.4 1.17 1.17 0.73 4.0 8.0 Q1
LP5900TL-2.8/NOPB DSBGA YZR 4 250 178.0 8.4 1.17 1.17 0.73 4.0 8.0 Q1
LP5900TL-2.85/NOPB DSBGA YZR 4 250 178.0 8.4 1.17 1.17 0.73 4.0 8.0 Q1
LP5900TL-3.0/NOPB DSBGA YZR 4 250 178.0 8.4 1.17 1.17 0.73 4.0 8.0 Q1
LP5900TL-3.3/NOPB DSBGA YZR 4 250 178.0 8.4 1.17 1.17 0.73 4.0 8.0 Q1
LP5900TL-4.5/NOPB DSBGA YZR 4 250 178.0 8.4 1.17 1.17 0.73 4.0 8.0 Q1
LP5900TLX-1.5/NOPB DSBGA YZR 4 3000 178.0 8.4 1.17 1.17 0.73 4.0 8.0 Q1
LP5900TLX-1.8/NOPB DSBGA YZR 4 3000 178.0 8.4 1.17 1.17 0.73 4.0 8.0 Q1
LP5900TLX-2.1/NOPB DSBGA YZR 4 3000 178.0 8.4 1.17 1.17 0.73 4.0 8.0 Q1
LP5900TLX-2.3/NOPB DSBGA YZR 4 3000 178.0 8.4 1.17 1.17 0.73 4.0 8.0 Q1
LP5900TLX-2.5/NOPB DSBGA YZR 4 3000 178.0 8.4 1.17 1.17 0.73 4.0 8.0 Q1
LP5900TLX-2.6/NOPB DSBGA YZR 4 3000 178.0 8.4 1.17 1.17 0.73 4.0 8.0 Q1
LP5900TLX-2.7/NOPB DSBGA YZR 4 3000 178.0 8.4 1.17 1.17 0.73 4.0 8.0 Q1
LP5900TLX-2.75/NOPB DSBGA YZR 4 3000 178.0 8.4 1.17 1.17 0.73 4.0 8.0 Q1
LP5900TLX-2.8/NOPB DSBGA YZR 4 3000 178.0 8.4 1.17 1.17 0.73 4.0 8.0 Q1
LP5900TLX-2.85/NOPB DSBGA YZR 4 3000 178.0 8.4 1.17 1.17 0.73 4.0 8.0 Q1
LP5900TLX-3.0/NOPB DSBGA YZR 4 3000 178.0 8.4 1.17 1.17 0.73 4.0 8.0 Q1
LP5900TLX-3.3/NOPB DSBGA YZR 4 3000 178.0 8.4 1.17 1.17 0.73 4.0 8.0 Q1
LP5900XR-2.8/NOPB DSBGA YPF 4 250 178.0 8.4 1.16 1.2 0.4 4.0 8.0 Q1
LP5900XRX-2.8/NOPB DSBGA YPF 4 3000 178.0 8.4 1.16 1.2 0.4 4.0 8.0 Q1

Pack Materials-Page 2
 PACKAGE MATERIALS INFORMATION

www.ti.com 1-May-2024

TAPE AND REEL BOX DIMENSIONS

Width (mm)
H
W

*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
LP5900SD-1.5/NOPB WSON NGF 6 1000 208.0 191.0 35.0
LP5900SD-1.8/NOPB WSON NGF 6 1000 208.0 191.0 35.0
LP5900SD-2.0/NOPB WSON NGF 6 1000 208.0 191.0 35.0
LP5900SD-2.2/NOPB WSON NGF 6 1000 208.0 191.0 35.0
LP5900SD-2.5/NOPB WSON NGF 6 1000 208.0 191.0 35.0
LP5900SD-2.7/NOPB WSON NGF 6 1000 208.0 191.0 35.0
LP5900SD-2.8/NOPB WSON NGF 6 1000 208.0 191.0 35.0
LP5900SD-3.0/NOPB WSON NGF 6 1000 208.0 191.0 35.0
LP5900SD-3.3/NOPB WSON NGF 6 1000 208.0 191.0 35.0
LP5900SDX-1.8/NOPB WSON NGF 6 4500 367.0 367.0 35.0
LP5900SDX-2.5/NOPB WSON NGF 6 4500 367.0 367.0 35.0
LP5900SDX-2.7/NOPB WSON NGF 6 4500 367.0 367.0 35.0
LP5900SDX-2.8/NOPB WSON NGF 6 4500 367.0 367.0 35.0
LP5900SDX-3.0/NOPB WSON NGF 6 4500 367.0 367.0 35.0
LP5900SDX-3.3/NOPB WSON NGF 6 4500 367.0 367.0 35.0
LP5900TL-1.5/NOPB DSBGA YZR 4 250 208.0 191.0 35.0
LP5900TL-1.8/NOPB DSBGA YZR 4 250 208.0 191.0 35.0
LP5900TL-1.9/NOPB DSBGA YZR 4 250 208.0 191.0 35.0

Pack Materials-Page 3
 PACKAGE MATERIALS INFORMATION

www.ti.com 1-May-2024

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
LP5900TL-2.0/NOPB DSBGA YZR 4 250 208.0 191.0 35.0
LP5900TL-2.2/NOPB DSBGA YZR 4 250 208.0 191.0 35.0
LP5900TL-2.3/NOPB DSBGA YZR 4 250 208.0 191.0 35.0
LP5900TL-2.5/NOPB DSBGA YZR 4 250 208.0 191.0 35.0
LP5900TL-2.6/NOPB DSBGA YZR 4 250 208.0 191.0 35.0
LP5900TL-2.65/NOPB DSBGA YZR 4 250 208.0 191.0 35.0
LP5900TL-2.7/NOPB DSBGA YZR 4 250 208.0 191.0 35.0
LP5900TL-2.75/NOPB DSBGA YZR 4 250 208.0 191.0 35.0
LP5900TL-2.8/NOPB DSBGA YZR 4 250 208.0 191.0 35.0
LP5900TL-2.85/NOPB DSBGA YZR 4 250 208.0 191.0 35.0
LP5900TL-3.0/NOPB DSBGA YZR 4 250 208.0 191.0 35.0
LP5900TL-3.3/NOPB DSBGA YZR 4 250 208.0 191.0 35.0
LP5900TL-4.5/NOPB DSBGA YZR 4 250 208.0 191.0 35.0
LP5900TLX-1.5/NOPB DSBGA YZR 4 3000 208.0 191.0 35.0
LP5900TLX-1.8/NOPB DSBGA YZR 4 3000 208.0 191.0 35.0
LP5900TLX-2.1/NOPB DSBGA YZR 4 3000 208.0 191.0 35.0
LP5900TLX-2.3/NOPB DSBGA YZR 4 3000 208.0 191.0 35.0
LP5900TLX-2.5/NOPB DSBGA YZR 4 3000 208.0 191.0 35.0
LP5900TLX-2.6/NOPB DSBGA YZR 4 3000 208.0 191.0 35.0
LP5900TLX-2.7/NOPB DSBGA YZR 4 3000 208.0 191.0 35.0
LP5900TLX-2.75/NOPB DSBGA YZR 4 3000 208.0 191.0 35.0
LP5900TLX-2.8/NOPB DSBGA YZR 4 3000 208.0 191.0 35.0
LP5900TLX-2.85/NOPB DSBGA YZR 4 3000 208.0 191.0 35.0
LP5900TLX-3.0/NOPB DSBGA YZR 4 3000 208.0 191.0 35.0
LP5900TLX-3.3/NOPB DSBGA YZR 4 3000 208.0 191.0 35.0
LP5900XR-2.8/NOPB DSBGA YPF 4 250 208.0 191.0 35.0
LP5900XRX-2.8/NOPB DSBGA YPF 4 3000 208.0 191.0 35.0

Pack Materials-Page 4
 MECHANICAL DATA
YZR0004xxx

D
0.600±0.075

TLA04XXX (Rev D)

D: Max = 1.108 mm, Min =1.047 mm

E: Max = 1.083 mm, Min =1.022 mm

4215042/A 12/12

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

www.ti.com
 MECHANICAL DATA
NGF0006A

www.ti.com
 MECHANICAL DATA
YPF0004

0.250±0.045

TOP SIDE OF PACKAGE

BOTTOM SIDE OF PACKAGE
XRA04XXX (Rev C)

D: Max = 1.108 mm, Min =1.047 mm

E: Max = 1.083 mm, Min =1.022 mm

4215204/A 12/12

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

www.ti.com
 IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated