VEDA IIT SYLLABUS
1 Digital Electronics or Design
Digital Electronics is critical for VLSI design, testing knowledge of logic circuits, gates, and
sequential/combinational systems. Questions range from basic gate operations to designing
circuits, as noted in the test pattern and interview feedback.
1.1 Number Systems and Codes:
Binary, octal, decimal, hexadecimal number systems
Conversions between number systems.
Binary arithmetic: addition, subtraction, 1’s and 2’s complement.
Codes: BCD, Gray code, Excess-3 code, ASCII
1.2 Logic Gates
Basic gates: AND, OR, NOT, NAND, NOR, XOR, XNOR.
Universal gates: NAND and NOR implementations.
Truth tables, Boolean algebra, and logic expressions.
Simplification using De Morgan’s theorems.
1.3 Boolean Algebra and Minimization:
Boolean laws and theorems.
SOP (Sum of Products) and POS (Product of Sums) forms.
Karnaugh maps (K-maps) for simplification (2–4 variables).
Don’t care conditions.
1.4 Combinational Circuits:
Adders: half adder, full adder, carry look-ahead adder.
Subtractors: half subtractor, full subtractor.
Multiplexers (MUX): 2:1, 4:1, 8:1, and applications.
Demultiplexers (DEMUX) and decoders.
Encoders: priority encoders, binary encoders.
Comparators and parity generators/checkers.
1.5 Sequential Circuits:
Flip-flops: SR, JK, D, T (truth tables, excitation tables).
Registers: shift registers, SIPO, PISO, SISO, PIPO.
Counters: synchronous, asynchronous, ripple, ring, Johnson counters.
State diagrams and state reduction.
VEDA IIT SYLLABUS
1.6 Logic Families:
TTL (Transistor-Transistor Logic) and CMOS (Complementary Metal-Oxide-
Semiconductor).
Characteristics: fan-in, fan-out, noise margin, propagation delay.
Comparison of logic families.
1.7 Design-Oriented Topics:
Designing combinational circuits (e.g., adders, MUX-based circuits).
Finite state machines (FSM): Mealy and Moore machines.
Sequence detectors and recognizers.
Timing analysis: setup time, hold time, clock skew.
1.8 Advanced Topics:
Programmable logic devices: PLA, PAL, FPGA.
Hazards in digital circuits: static and dynamic hazards.
Clocked sequential circuits and timing diagrams.