Moschip Placement Drive: 2-Week Full Preparation Strategy
Overview:
Moschip selection involves two rounds: 1. Prelims (Online MCQ Test) 2. Mains (Offline Subjective Exam)
Syllabus Breakdown:
Prelims (MCQs - Online):
• Circuit Networks
• Electronic Devices and Circuits (EDC)
• CMOS Circuit Logic
• Digital Design
• Aptitude
Mains (Subjective - Offline):
• Two Papers: Analog (1.5 hrs), Digital (1.5 hrs)
• Topics same as prelims but descriptive solving
14-Day Study Plan
Week 1: Concept Clarity + MCQ Practice
Day Topics Checklist
Day 1 Digital Basics Logic Gates, K-map, Boolean Algebra
Day 2 Combinational/Sequential MUX/DEMUX, Flip-Flops, FSMs
Day 3 Analog - Diodes PN Junction, Zener, Clipping/Clamping
Day 4 BJTs & FETs Biasing, CE Amplifier, Characteristics
Day 5 CMOS Inverter VTC, CMOS NAND/NOR, Noise Margins
Day 6 Networks Thevenin/Norton, KVL/KCL, Transients
Day 7 Aptitude Time-Work, Ratios, S.I/C.I, Pipes
Week 2: Subjective Focus + Revision
Day Topics Checklist
Day 8 Analog Subjective Diodes, Op-Amps, BJT Biasing
1
Day Topics Checklist
Day 9 Digital Subjective FF Conversion, FSM Design
Day 10 CMOS Subjective Logic Gates, Delay, Stick Diagram
Day 11 Networks Subjective RLC Transients, 2-Port Networks
Day 12 Mock MCQ Test Full Prelims + Aptitude Simulation
Day 13 Mock Subjective Test Analog & Digital Papers (1.5 hrs each)
Day 14 Final Revision Formula sheet, Notes, Weak Topics
Quick Revision Notes
Digital + CMOS Summary
• Logic Gates, Boolean Laws, K-maps
• Flip-Flops: SR, JK, T, D
• FSMs: Moore vs Mealy
• CMOS Logic: Inverter characteristics, noise margins, delay formulas
Analog Electronics
• Diode applications (clipping, regulation)
• BJT Modes & CE amplifier
• Op-Amp formulas (inverting/non-inverting)
Circuit Networks
• KVL/KCL, Mesh/Nodal, Superposition
• Thevenin/Norton
• Transients in RC/RL circuits
• 2-port parameters (Z, Y, h, T)
Aptitude Formulas
• Time/Work, Percentages
• Ratios & Proportions
• Speed = Distance / Time
• SI/CI formulas
2
Sample Practice Questions
Digital MCQs
1. What is the output of a NAND gate with inputs 1,1?
2. A 4-bit counter counts from 0 to ___?
3. SOP of A + A'B is?
4. JK FF: J=1, K=1 ⇒ Output toggles. T/F?
Analog MCQs
1. Diode forward drop for silicon?
2. Phase shift in CE amplifier?
3. MOSFET acts like: (a) Switch (b) Amplifier (c) Both (d) None
CMOS MCQs
1. Which logic is faster? (a) CMOS (b) TTL
2. CMOS has ___ power consumption.
3. What is the VTC of a CMOS inverter?
Aptitude MCQs
1. A does a work in 6 days, B in 12. Together?
2. Train 180m at 60 km/hr crosses pole in ___ sec?
3. A:B = 3:2, B:C = 4:3 ⇒ A:C = ?
Subjective Analog
1. Design a clipper that clips above 5V.
2. Explain CE amplifier with circuit.
3. Op-Amp: Inverting amplifier working.
Subjective Digital
1. Design a 3-bit synchronous counter.
2. Minimize F(A,B,C) = Σ(1,3,5,7) using K-map
3. FSM for even number detector
YouTube Channels for Prep
Topic Channels
Analog Neso Academy, All About Electronics
Digital Neso Academy, Gate Smashers, ECEBuds
CMOS VLSI Academy, VeeLSI
3
Topic Channels
Networks Gate Wallah, Neso Academy
Aptitude Chandan Logics, TalentBattle
Final Tips:
• Practice drawing clean circuits (subjective round)
• Prioritize Digital + CMOS (high weightage)
• Review formula sheets daily
• Sleep well before the test
Let’s crack Moschip together! 💪
