Scribd
Upload
91 views3 pages

Uma Maheswara Rao: Career Objective

Uma Maheswara Rao is seeking a challenging career as an analog layout designer where he can help and learn. He has 6 months of internship experience in analog layout design at Digicomm Semiconductor Pvt. Ltd. in Bangalore where he designed analog circuits like differential pairs and op-amps using TSMC 130nm and 65nm technologies. He has skills in C, Linux, Virtuoso, Cadence and verification tools. Some of his projects include designing op-amps, two-stage op-amps using 130nm technology, and a digital standard cell library using 130nm technology with metal 1 routing. He has a B.Tech in ECE from GVR & S College of Engineering with

Uploaded by

Ajay Kumar Mattupalli
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
91 views3 pages

Uma Maheswara Rao: Career Objective

Uma Maheswara Rao is seeking a challenging career as an analog layout designer where he can help and learn. He has 6 months of internship experience in analog layout design at Digicomm Semiconductor Pvt. Ltd. in Bangalore where he designed analog circuits like differential pairs and op-amps using TSMC 130nm and 65nm technologies. He has skills in C, Linux, Virtuoso, Cadence and verification tools. Some of his projects include designing op-amps, two-stage op-amps using 130nm technology, and a digital standard cell library using 130nm technology with metal 1 routing. He has a B.Tech in ECE from GVR & S College of Engineering with

Uploaded by

Ajay Kumar Mattupalli
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 3

UMA MAHESWARA RAO Contact no: +91-7989837714

E-mail:uma027kamatham@gmail.com

CAREER OBJECTIVE
Seeking a challenging career as an Analog Layout designer where i can help and learn

INTERNSHIP ON LAYOUT DESIGN

COMPANY : DIGICOMM SEMICONDUCTOR PVT.LTD, BANGALORE.


PERIOD : 6 Months
ANALOG LAYOUT SKILLS :

Designing Analog layouts like Diff pair, Current mirror, Op-amp etc.
Matching the devices using Inter digitization, Common-Centroid Methods.
Placement, Routing and Physical Verification.
Worked on TSMC 130nm, 65nm,CMOS technologies
Hands on fixing Crosstalk, Latch-up, WPE, LOD, EM issues, Antenna violation, and
Matching

SKILL SET PROFICIENCY


Languages :C
OS : Linux
Tools used : Virtuoso XL, Cadence
Verification tools : Assura, Calibre.

PROJECTS

Project: Op-amp

Role: Floor planning, routing and verification for op-amp


Process: tsmc65nm
Description : Design of sub blocks like highly matching current mirrors and differential
amplifiers and start up circuits.
Project Title : Two-Stage OPAMP
Tools : Virtuoso for Layout editor and verification tools from Assura.
Technology : 130 nm
Description : This project is done in 130nm technology, the challenge here was to have
very good matching of the current mirrors & Differential Pair.

Project Title : Digital Standard Cell Library


Tools : Cadence Virtuoso for Layout, Assura for verification
Technology : 130 nm
Description : Designing of standard cells like INV ,NAND,AND,OR and NOR
Different drive strength cells like inverter 2x, 4x, 8x, etc. were also designed for the given
Standard height. Routing using only Metal 1 was challenging. Physical Verification of each
block was done

ACADEMIC BACKGROUND
B-Tech (E.C.E) from GVR & S College of Engineering, Guntur in the year 2016 with an
aggregate of 75.37% .

Diploma from Diviseema Polytechnic College, Avanigadda in the year 2013 with an aggregate
of 80%.

S.S.C. Education from Z.P.H High School , Piratlanka in the year 2010 with an aggregate of
67.3%.

PERSONAL SKILLS

Comprehensive problem solving abilities

Good time management

Willingness to learn

Team player and hard worker

EXTRA CURRICULAR
Participated in college level seminars.
Event organizer in School level annual day functions and other technical events.

PERSONAL DETAILS
NAME : KAMATHAM UMA MAHESWARA RAO
FATHERS NAME : SIVA NAGESWARA RAO
MOTHERS NAME : RAMALAKSHMI
DATE OF BIRTH : 02-07-1995
SEX : MALE
NATIONALITY : INDIAN
ADDRESS :2-30,PIRATLANKA(village),GUNTUR (d.t).

DECLERATION

I hereby declare all above furnished information is true to the best of my knowledge and beliefs.

Date & Place K UMA MAHESWARA RAO

You might also like