24AA02/24LC02B

2K I2C Serial EEPROM

Device Selection Table Description:
Part VCC Max. Clock Temp. The Microchip Technology Inc. 24AA02/24LC02B
Number Range Frequency Ranges (24XX02*) is a 2 Kbit Electrically Erasable PROM. The
24AA02 1.7-5.5 400 kHz(1) I device is organized as one block of 256 x 8-bit memory
with a 2-wire serial interface. Low-voltage design
24LC02B 2.5-5.5 400 kHz I, E permits operation down to 1.7V, with standby and
Note 1: 100 kHz for VCC <2.5V. active currents of only 1 A and 1 mA, respectively.
The 24XX02 also has a page write capability for up to
Features: 8 bytes of data. The 24XX02 is available in the
standard 8-pin PDIP, surface mount SOIC, TSSOP, 2x3
Single Supply with Operation down to 1.7V for DFN, 2x3 TDFN and MSOP packages and is also avail-
24AA02 Devices, 2.5V for 24LC02B Devices able in the 5-lead SOT-23 and SC-70 packages.
Low-Power CMOS Technology:
- Read current 1 mA, max. Package Types
- Standby current 1 A, max. (I-temp) PDIP, MSOP SOIC, TSSOP
2-Wire Serial Interface, I2C Compatible
A0 1 8 VCC A0 1 8 VCC
Schmitt Trigger inputs for Noise Suppression
Output Slope Control to eliminate Ground Bounce A1 2 7 WP A1 2 7 WP

100 kHz and 400 kHz Clock Compatibility A2 3 6 SCL A2 3 6 SCL

Page Write Time 3 ms, typical VSS 4 5 SDA VSS 4 5 SDA
Self-Timed Erase/Write Cycle
SOT-23/SC-70 DFN/TDFN
8-Byte Page Write Buffer
Hardware Write-Protect WP A0 1 8 VCC
SCL 1 5
ESD Protection >4,000V A1 2 7 WP
More than 1 Million Erase/Write Cycles Vss 2 A2 3 6 SCL
VSS 4 5 SDA
Data Retention >200 Years SDA 3 4 Vcc
Factory Programming Available
Packages include 8-lead PDIP, SOIC, TSSOP, Note: Pins A0, A1 and A2 are not used by the 24XX02. (No
DFN, TDFN, MSOP, 5-lead SOT-23 and SC-70 internal connections).

Pb-free and RoHS Compliant

Temperature Ranges: Block Diagram
- Industrial (I): -40C to +85C HV
WP Generator
- Automotive (E): -40C to +125C

I/O Memory EEPROM

Control Control XDEC Array
Logic Logic
Page
Latches
I/O
SCL
YDEC
SDA

VCC
VSS Sense Amp.
R/W Control

2009 Microchip Technology Inc. DS21709J-page 1

24AA02/24LC02B
1.0 ELECTRICAL CHARACTERISTICS
Absolute Maximum Ratings ()
VCC .............................................................................................................................................................................6.5V
All inputs and outputs w.r.t. VSS ......................................................................................................... -0.3V to VCC +1.0V
Storage temperature ...............................................................................................................................-65C to +150C
Ambient temperature with power applied ................................................................................................-40C to +125C
ESD protection on all pins ...................................................................................................................................................... 4 kV

NOTICE: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to
the device. This is a stress rating only and functional operation of the device at those or any other conditions
above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating
conditions for extended periods may affect device reliability.

TABLE 1-1: DC CHARACTERISTICS

Industrial (I): TA = -40C to +85C, VCC = +1.7V to +5.5V
DC CHARACTERISTICS
Automotive (E): TA = -40C to +125C, VCC = +2.5V to +5.5V
Param.
Sym. Characteristic Min. Typ. Max. Units Conditions
No.
D1 VIH WP, SCL and SDA pins
D2 High-level input voltage 0.7 VCC V
D3 VIL Low-level input voltage 0.3 VCC V
D4 VHYS Hysteresis of Schmitt 0.05 VCC V (Note)
Trigger inputs
D5 VOL Low-level output voltage 0.40 V IOL = 3.0 mA, VCC = 2.5V
D6 ILI Input leakage current 1 A VIN = VSS or VCC
D7 ILO Output leakage current 1 A VOUT = VSS or VCC
D8 CIN, Pin capacitance 10 pF VCC = 5.0V (Note)
COUT (all inputs/outputs) TA = 25C, FCLK = 1 MHz
D9 ICC write Operating current 0.1 3 mA VCC = 5.5V, SCL = 400 kHz
D10 ICC read 0.05 1 mA
D11 ICCS Standby current 0.01 1 Industrial
5 Automotive
SDA = SCL = VCC
WP = VSS
Note: This parameter is periodically sampled and not 100% tested.

DS21709J-page 2 2009 Microchip Technology Inc.

 24AA02/24LC02B
TABLE 1-2: AC CHARACTERISTICS
Industrial (I): TA = -40C to +85C, VCC = +1.7V to +5.5V
AC CHARACTERISTICS
Automotive (E): TA = -40C to +125C,VCC = +2.5V to +5.5V
Param.
Sym. Characteristic Min. Typ. Max. Units Conditions
No.
1 FCLK Clock frequency 400 kHz 2.5V VCC 5.5V
100 1.7V VCC < 2.5V (24AA02)
2 THIGH Clock high time 600 ns 2.5V VCC 5.5V
4000 1.7V VCC < 2.5V (24AA02)
3 TLOW Clock low time 1300 ns 2.5V VCC 5.5V
4700 1.7V VCC < 2.5V (24AA02)
4 TR SDA and SCL rise time 300 ns 2.5V VCC 5.5V (Note 1)
(Note 1) 1000 1.7V VCC < 2.5V (24AA02)
(Note 1)
5 TF SDA and SCL fall time 300 ns (Note 1)

6 THD:STA Start condition hold time 600 ns 2.5V VCC 5.5V
4000 1.7V VCC < 2.5V (24AA02)
7 TSU:STA Start condition setup 600 ns 2.5V VCC 5.5V
time 4700 1.7V VCC < 2.5V (24AA02)
8 THD:DAT Data input hold time 0 ns (Note 2)

9 TSU:DAT Data input setup time 100 ns 2.5V VCC 5.5V
250 1.7V VCC < 2.5V (24AA02)
10 TSU:STO Stop condition setup 600 ns 2.5V VCC 5.5V
time 4000 1.7V VCC < 2.5V (24AA02)
11 TAA Output valid from clock 900 ns 2.5V VCC 5.5V
(Note 2) 3500 1.7V VCC < 2.5V (24AA02)
12 TBUF Bus free time: Time the 1300 ns 2.5V VCC 5.5V
bus must be free before 4700 1.7V VCC < 2.5V (24AA02)
a new transmission can
start
13 TOF Output fall time from VIH 20+0.1CB 250 ns 2.5V VCC 5.5V
minimum to VIL 250 1.7V VCC < 2.5V (24AA02)
maximum
14 TSP Input filter spike 50 ns (Notes 1 and 3)
suppression
(SDA and SCL pins)
15 TWC Write cycle time (byte or 5 ms
page)
16 Endurance 1M cycles 25C, (Note 4)
Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.
2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region
(minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
3: The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs which provide improved
noise spike suppression. This eliminates the need for a TI specification for standard operation.
4: This parameter is not tested but ensured by characterization. For endurance estimates in a specific
application, please consult the Total Endurance Model which can be obtained from Microchips web site
at www.microchip.com.

2009 Microchip Technology Inc. DS21709J-page 3

24AA02/24LC02B
FIGURE 1-1: BUS TIMING DATA

5 4
2
3
SCL
7
8 9 10
6
SDA
IN 14

11 12

SDA
OUT

FIGURE 1-2: BUS TIMING START/STOP

D4

SCL
6
7 10
SDA

Start Stop

DS21709J-page 4 2009 Microchip Technology Inc.

 24AA02/24LC02B
2.0 PIN DESCRIPTIONS
The descriptions of the pins are listed in Table 2-1.

TABLE 2-1: PIN FUNCTION TABLE

Name PDIP SOIC TSSOP DFN TDFN MSOP SOT23 SC-70 Description
A0 1 1 1 1 1 1 Not Connected
A1 2 2 2 2 2 2 Not Connected
A2 3 3 3 3 3 3 Not Connected
VSS 4 4 4 4 4 4 2 2 Ground
SDA 5 5 5 5 5 5 3 3 Serial Address/Data I/O
SCL 6 6 6 6 6 6 1 1 Serial Clock
WP 7 7 7 7 7 7 5 5 Write-Protect Input
VCC 8 8 8 8 8 8 4 4 +1.7V to 5.5V Power
Supply

2.1 Serial Address/Data Input/Output 2.3 Write-Protect (WP)

(SDA) The WP pin must be connected to either VSS or VCC.
SDA is a bidirectional pin used to transfer addresses If tied to VSS, normal memory operation is enabled
and data into and out of the device. Since it is an open- (read/write the entire memory 00-FF).
drain terminal, the SDA bus requires a pull-up resistor
If tied to VCC, write operations are inhibited. The entire
to VCC (typical 10 k for 100 kHz, 2 k for 400 kHz).
memory will be write-protected. Read operations are
For normal data transfer, SDA is allowed to change not affected.
only during SCL low. Changes during SCL high are
reserved for indicating Start and Stop conditions. 2.4 A0, A1, A2
2.2 Serial Clock (SCL) These A0, A1 and A2 pins are not used by the 24XX02.
They may be left floating or tied to either VSS or VCC.
The SCL input is used to synchronize the data transfer
to and from the device.

2009 Microchip Technology Inc. DS21709J-page 5

24AA02/24LC02B
3.0 FUNCTIONAL DESCRIPTION 4.4 Data Valid (D)
The 24XX02 supports a bidirectional, 2-wire bus and The state of the data line represents valid data when,
data transmission protocol. A device that sends data after a Start condition, the data line is stable for the
onto the bus is defined as transmitter, while a device duration of the high period of the clock signal.
receiving data is defined as a receiver. The bus has to The data on the line must be changed during the low
be controlled by a master device which generates the period of the clock signal. There is one clock pulse per
Serial Clock (SCL), controls the bus access and gener- bit of data.
ates the Start and Stop conditions, while the 24XX02
works as slave. Both master and slave can operate as Each data transfer is initiated with a Start condition and
transmitter or receiver, but the master device terminated with a Stop condition. The number of data
determines which mode is activated. bytes transferred between Start and Stop conditions is
determined by the master device and is, theoretically,
unlimited (although only the last sixteen will be stored
4.0 BUS CHARACTERISTICS when doing a write operation). When an overwrite does
occur, it will replace data in a first-in first-out (FIFO)
The following bus protocol has been defined:
fashion.
Data transfer may be initiated only when the bus
is not busy. 4.5 Acknowledge
During data transfer, the data line must remain
stable whenever the clock line is high. Changes in Each receiving device, when addressed, is obliged to
the data line while the clock line is high will be generate an acknowledge after the reception of each
interpreted as a Start or Stop condition. byte. The master device must generate an extra clock
pulse which is associated with this Acknowledge bit.
Accordingly, the following bus conditions have been
defined (Figure 4-1). Note: The 24XX02 does not generate any
Acknowledge bits if an internal
4.1 Bus Not Busy (A) programming cycle is in progress.
The device that acknowledges has to pull down the
Both data and clock lines remain high.
SDA line during the acknowledge clock pulse in such a
way that the SDA line is stable-low during the high
4.2 Start Data Transfer (B) period of the acknowledge related clock pulse. Of
A high-to-low transition of the SDA line while the clock course, setup and hold times must be taken into
(SCL) is high determines a Start condition. All account. During reads, a master must signal an end of
commands must be preceded by a Start condition. data to the slave by not generating an Acknowledge bit
on the last byte that has been clocked out of the slave.
In this case, the slave (24XX02) will leave the data line
4.3 Stop Data Transfer (C)
high to enable the master to generate the Stop
A low-to-high transition of the SDA line while the clock condition.
(SCL) is high determines a Stop condition. All
operations must be ended with a Stop condition.

FIGURE 4-1: DATA TRANSFER SEQUENCE ON THE SERIAL BUS

(A) (B) (D) (D) (C) (A)

SCL

SDA

Start Address or Data Stop

Condition Acknowledge Allowed Condition
Valid to Change

DS21709J-page 6 2009 Microchip Technology Inc.

 24AA02/24LC02B
5.0 DEVICE ADDRESSING FIGURE 5-1: CONTROL BYTE
ALLOCATION
A control byte is the first byte received following the
Start condition from the master device. The control byte
Read/Write Bit
consists of a four-bit control code. For the 24XX02, this
is set as 1010 binary for read and write operations. Block
The next three bits of the control byte are dont cares Select
Control Code Bits
for the 24XX02.
The last bit of the control byte defines the operation to
S 1 0 1 0 x x x R/W ACK
be performed. When set to 1, a read operation is
selected. When set to 0, a write operation is selected.
Following the Start condition, the 24XX02 monitors the Slave Address
SDA bus, checking the device type identifier being
transmitted and, upon a 1010 code, the slave device
Start Bit Acknowledge Bit
outputs an Acknowledge signal on the SDA line.
Depending on the state of the R/W bit, the 24XX02 will
select a read or write operation. x = dont care

Control
Operation Block Select R/W
Code
Read 1010 Block Address 1
Write 1010 Block Address 0

FIGURE 5-2: ADDRESS SEQUENCE BIT ASSIGNMENTS

Control Byte Address Low Byte

1 0 1 0 x x x R/W A A
7 0

Control Block
Code Select
bits

x = dont care

2009 Microchip Technology Inc. DS21709J-page 7

24AA02/24LC02B
6.0 WRITE OPERATION bits of the word address remain constant. If the master
should transmit more than 8 words prior to generating
the Stop condition, the address counter will roll over and
6.1 Byte Write
the previously received data will be overwritten. As with
Following the Start condition from the master, the the byte write operation, once the Stop condition is
device code (4 bits), the block address (3 bits, dont received an internal write cycle will begin (Figure 6-2).
cares) and the R/W bit which is a logic-low, is placed
onto the bus by the master transmitter. This indicates to Note: Page write operations are limited to writing
the addressed slave receiver that a byte with a word bytes within a single physical page
address will follow once it has generated an Acknowl- regardless of the number of bytes
edge bit during the ninth clock cycle. Therefore, the actually being written. Physical page
next byte transmitted by the master is the word address boundaries start at addresses that are
and will be written into the Address Pointer of the integer multiples of the page buffer size (or
24XX02. After receiving another Acknowledge signal page size) and end at addresses that are
from the 24XX02, the master device will transmit the integer multiples of [page size 1]. If a
data word to be written into the addressed memory page write command attempts to write
location. The 24XX02 acknowledges again and the across a physical page boundary, the
master generates a Stop condition. This initiates the result is that the data wraps around to the
internal write cycle and, during this time, the 24XX02 beginning of the current page (overwriting
will not generate Acknowledge signals (Figure 6-1). data previously stored there), instead of
being written to the next page, as might be
6.2 Page Write expected. It is therefore necessary for the
application software to prevent page write
The write-control byte, word address and the first data operations that would attempt to cross a
byte are transmitted to the 24XX02 in the same way as page boundary.
in a byte write. However, instead of generating a Stop
condition, the master transmits up to 8 data bytes to the 6.3 Write Protection
24XX02, which are temporarily stored in the on-chip
The WP pin allows the user to write-protect the entire
page buffer and will be written into memory once the
array (00-FF) when the pin is tied to VCC. If tied to VSS,
master has transmitted a Stop condition. Upon receipt
the write protection is disabled.
of each word, the four lower-order Address Pointer bits
are internally incremented by 1. The higher-order 7

FIGURE 6-1: BYTE WRITE

S S
Bus Activity T Control Word T
Master A Byte Address O
R Data
T P

SDA Line S 1 0 1 0 x x x 0 P

A A A
Bus Activity C C C
Block K K K
Select
x = dont care Bits

FIGURE 6-2: PAGE WRITE

S S
Bus Activity T Control Word T
A O
Master R Byte Address (n) Data (n) Data (n + 1) Data (n + 7)
P
T
SDA Line S 10 10 xx x0 P
A A A A A
Bus Activity Block C C C C C
Select K K K K K
x = dont care Bits

DS21709J-page 8 2009 Microchip Technology Inc.

 24AA02/24LC02B
7.0 ACKNOWLEDGE POLLING
Since the device will not acknowledge during a write
cycle, this can be used to determine when the cycle is
complete (this feature can be used to maximize bus
throughput). Once the Stop condition for a write
command has been issued from the master, the device
initiates the internally-timed write cycle and ACK polling
can then be initiated immediately. This involves the
master sending a Start condition followed by the control
byte for a write command (R/W = 0). If the device is still
busy with the write cycle, no ACK will be returned. If the
cycle is complete, the device will return the ACK and
the master can then proceed with the next read or write
command. See Figure 7-1 for a flow diagram of this
operation.

FIGURE 7-1: ACKNOWLEDGE POLLING

FLOW

Send
Write Command

Send Stop
Condition to
Initiate Write Cycle

Send Start

Send Control Byte

with R/W = 0

Did Device
No
Acknowledge
(ACK = 0)?
Yes

Next
Operation

2009 Microchip Technology Inc. DS21709J-page 9

24AA02/24LC02B
8.0 READ OPERATION 8.3 Sequential Read
Read operations are initiated in the same way as write Sequential reads are initiated in the same way as a
operations, with the exception that the R/W bit of the random read, except that once the 24XX02 transmits
slave address is set to 1. There are three basic types the first data byte, the master issues an acknowledge
of read operations: current address read, random read as opposed to a Stop condition in a random read. This
and sequential read. directs the 24XX02 to transmit the next sequentially-
addressed 8-bit word (Figure 8-3).
8.1 Current Address Read To provide sequential reads, the 24XX02 contains an
internal Address Pointer that is incremented by one
The 24XX02 contains an address counter that main-
upon completion of each operation. This Address
tains the address of the last word accessed, internally
Pointer allows the entire memory contents to be serially
incremented by 1. Therefore, if the previous access
read during one operation.
(either a read or write operation) was to address n, the
next current address read operation would access data
from address n + 1. Upon receipt of the slave address 8.4 Noise Protection
with R/W bit set to 1, the 24XX02 issues an acknowl- The 24XX02 employs a VCC threshold detector circuit
edge and transmits the 8-bit data word. The master will which disables the internal erase/write logic if the VCC
not acknowledge the transfer, but does generate a Stop is below 1.5V at nominal conditions.
condition, and the 24XX02 discontinues transmission
(Figure 8-1). The SCL and SDA inputs have Schmitt Trigger and
filter circuits which suppress noise spikes to assure
proper device operation, even on a noisy bus.
8.2 Random Read
Random read operations allow the master to access
any memory location in a random manner. To perform
this type of read operation, the word address must first
be set. This is accomplished by sending the word
address to the 24XX02 as part of a write operation.
Once the word address is sent, the master generates a
Start condition following the acknowledge. This
terminates the write operation, but not before the inter-
nal Address Pointer is set. The master then issues the
control byte again, but with the R/W bit set to a 1. The
24XX02 will then issue an acknowledge and transmit
the 8-bit data word. The master will not acknowledge
the transfer, but does generate a Stop condition, and
the 24XX02 will discontinue transmission (Figure 8-2).

FIGURE 8-1: CURRENT ADDRESS READ

S
Bus Activity T Control S
Master A Byte T
R Data (n)
O
T P

SDA Line S 1 0 1 0 x x x 1 P

A N
Bus Activity C o
Block
K
Select A
x = dont care Bits C
K

DS21709J-page 10 2009 Microchip Technology Inc.

 24AA02/24LC02B
FIGURE 8-2: RANDOM READ

S S
Bus Activity T Control Word T Control S
Master A Byte Address (n) A Byte T
R R Data (n) O
T T P
S 10 10x xx0 S 1010x xx1 P
SDA Line
A A A N
Block C C Block C o
Select K K Select K
Bus Activity A
Bits Bits
C
x = dont care K

FIGURE 8-3: SEQUENTIAL READ

S
Bus Activity Control T
Master Byte Data (n) Data (n + 1) Data (n + 2) Data (n + x) O
P
SDA Line 1 P
A A A A N
Bus Activity C C C C o
K K K K
A
C
K

2009 Microchip Technology Inc. DS21709J-page 11

24AA02/24LC02B
9.0 PACKAGING INFORMATION

9.1 Package Marking Information

8-Lead PDIP (300 mil) Example:

XXXXXXXX 24LC02B
T/XXXNNN I/P e3 13F
YYWW 0527

8-Lead SOIC (3.90 mm) Example:

XXXXXXXT 24LC02BI
XXXXYYWW SN e3 0527
NNN 13F

8-Lead TSSOP Example:

XXXX 4L02
TYWW I527
NNN 13F

8-Lead MSOP Example:

XXXXXT 4L2BI
YWWNNN 52713F

5-Lead SOT-23 Example:

XXNN M23F

DS21709J-page 12 2009 Microchip Technology Inc.

 24AA02/24LC02B

5-Lead SC-70 Example:

XXNN B43F

8-Lead 2x3 DFN Example:

XXX 224
YWW 527
NN 13

8-Lead 2x3 TDFN Example:

XXX A24
YWW 527
NN 13

1st Line Marking Codes

Part Number SOT-23 DFN TDFN SC-70

TSSOP MSOP
I Temp. E Temp. I Temp. E Temp. I Temp. E Temp. I Temp. E Temp.
24AA02 4A02 4A02T B2NN 221 A21 B5NN
24LC02B 4L02 4L2BT M2NN N2NN 224 225 A24 A25 B4NN B6NN
Note: T = Temperature grade (I, E)
NN = Alphanumeric traceability code

Legend: XX...X Part number or part number code

T Temperature (I, E)
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week 01)
NNN Alphanumeric traceability code (2 characters for small packages)
e3 Pb-free JEDEC designator for Matte Tin (Sn)

Note: For very small packages with no room for the Pb-free JEDEC designator
e3 , the marking will only appear on the outer carton or reel label.

Note: In the event the full Microchip part number cannot be marked on one line, it will
be carried over to the next line, thus limiting the number of available
characters for customer-specific information.

Note: Please visit www.microchip.com/Pbfree for the latest information on Pb-free conversion.
*Standard OTP marking consists of Microchip part number, year code, week code, and traceability code.

2009 Microchip Technology Inc. DS21709J-page 13

24AA02/24LC02B


 
  
  
 3
&'
!&" &4# *!(!!&
4%&

&#&
&&255***'

'54

NOTE 1
E1

1 2 3

D
E

A A2

A1 L
c

e
b1 eB
b

6&! 7,8.
'!
9'&! 7 7: ;
7"') 
%! 7 <
&  1,

&
&  = = 

##4 4!!   - 
1!&
&   = =

"# &

"# >#& .  - -

##4>#& .   <
:  9&  -< -? 
&
& 9  - 
9# 4!!  <  
6 9#>#& )  ? 
9
* 9#>#& )  < 
:  
*+ 1 = = -

  !"#$%&" '  ()"&'"!&)
&#*&&&# 
 +%&, & !&
- '!
!#.#

&"#'
#%!

& "!
!
#%!

& "!
!!
&$#/ !#
 '!
#&
  .0
1,21!'!
 
&$& "!
**&
"&&
 !


 

  * ,<1

DS21709J-page 14 2009 Microchip Technology Inc.

 24AA02/24LC02B


  

!
 ""#$%& !'
 3
&'
!&" &4# *!(!!&
4%&

&#&
&&255***'

'54

e
N

E1

NOTE 1

1 2 3

h
b
h

c
A A2

A1 L

L1

6&! 99. .

'!
9'&! 7 7: ;
7"') 
%! 7 <
&  1,
:  8&  = = 

##4 4!!   = =
&#
%%+   = 
:  >#& . ?1,

##4>#& . -1,
:  9&  1,
,'% @
&
A   = 
3

&9& 9  = 

3

& & 9 .3

3

& I B = <B
9# 4!!   = 
9#>#& ) - = 

# %&
 D B = B

# %&1
&&
' E B = B

  !"#$%&" '  ()"&'"!&)
&#*&&&# 
 +%&, & !&
- '!
!#.#

&"#'
#%!

& "!
!
#%!

& "!
!!
&$#'' !#
 '!
#&
  .0
1,2 1!'!
 
&$& "!
**&
"&&
 !
.32 % '!
("!"*&
"&&
 (%
%
'&
" 
!!



 

  * ,1

2009 Microchip Technology Inc. DS21709J-page 15

24AA02/24LC02B


  

!
 ""#$%& !'
 3
&'
!&" &4# *!(!!&
4%&

&#&
&&255***'

'54

DS21709J-page 16 2009 Microchip Technology Inc.

 24AA02/24LC02B


 ()  )" * 

!
 (+%+( ! 
 3
&'
!&" &4# *!(!!&
4%&

&#&
&&255***'

'54

E1

NOTE 1

1 2
b
e

c
A A2

A1 L1 L

6&! 99. .

'!
9'&! 7 7: ;
7"') 
%! 7 <
&  ?1,
:  8&  = = 

##4 4!!  <  
&#
%%   = 
:  >#& . ?1,

##4>#& . -  

##49&   - -
3

&9& 9  ? 

3

& & 9 .3

3

& I B = <B
9# 4!!   = 
9#>#& )  = -

  !"#$%&" '  ()"&'"!&)
&#*&&&# 
 '!
!#.#

&"#'
#%!

& "!
!
#%!

& "!
!!
&$#'' !#
- '!
#&
  .0
1,2 1!'!
 
&$& "!
**&
"&&
 !
.32 % '!
("!"*&
"&&
 (%
%
'&
" 
!!



 

  * ,<?1

2009 Microchip Technology Inc. DS21709J-page 17

24AA02/24LC02B


 , " 

!
 *-, , ! 
 3
&'
!&" &4# *!(!!&
4%&

&#&
&&255***'

'54

E
E1

NOTE 1

1 2
e

c
A A2

A1 L1 L

6&! 99. .

'!
9'&! 7 7: ;
7"') 
%! 7 <
&  ?1,
:  8&  = = 

##4 4!!   < 
&#
%%   = 
:  >#& . 1,

##4>#& . -1,
:  9&  -1,
3

&9& 9  ? <

3

& & 9 .3

3

&  B = <B
9# 4!!  < = -
9#>#& )  = 

  !"#$%&" '  ()"&'"!&)
&#*&&&# 
 '!
!#.#

&"#'
#%!

& "!
!
#%!

& "!
!!
&$#'' !#
- '!
#&
  .0
1,2 1!'!
 
&$& "!
**&
"&&
 !
.32 % '!
("!"*&
"&&
 (%
%
'&
" 
!!


 

  * ,1

DS21709J-page 18 2009 Microchip Technology Inc.

 24AA02/24LC02B

.
  

!
(" "!( !(/
 3
&'
!&" &4# *!(!!&
4%&

&#&
&&255***'

'54

b
N

E1

1 2 3
e

e1
D

A A2 c

A1 L

L1

6&! 99. .

'!
9'&! 7 7: ;
7"') 
%! 7 
9#&  1,
:"&!#9#&  1,
:  8&   = 

##4 4!!  < = -
&#
%%   = 
:  >#& .  = -

##4>#& . - = <
:  9&   = -
3

&9& 9  = ?

3

& & 9 - = <

3

&  B = -B
9# 4!!  < = ?
9#>#& )  = 

 '!
!#.#

&"#'
#%!

& "!
!
#%!

& "!
!!
&$#'' !#
 '!
#&
  .0
1,2 1!'!
 
&$& "!
**&
"&&
 !

 

  * ,1

2009 Microchip Technology Inc. DS21709J-page 19

24AA02/24LC02B

.
  

!
(" "( '0
 3
&'
!&" &4# *!(!!&
4%&

&#&
&&255***'

'54

3 2 1

E1

4 5
e e

A A2 c

A1
L

6&! 99. .

'!
9'&! 7 7: ;
7"') 
%! 7 
&  ?1,
:  8&  < = 

##4 4!!  < = 
&#
%%   = 
:  >#& . <  

##4>#& .   -
:  9&  <  
3

&9& 9   ?

9# 4!!  < = ?
9#>#& )  = 

 '!
!#.#

&"#'
#%!

& "!
!
#%!

& "!
!!
&$#'' !#
 '!
#&
  .0
1,2 1!'!
 
&$& "!
**&
"&&
 !


 

  * ,?1

DS21709J-page 20 2009 Microchip Technology Inc.

 24AA02/24LC02B

 3
&'
!&" &4# *!(!!&
4%&

&#&
&&255***'

'54

2009 Microchip Technology Inc. DS21709J-page 21

24AA02/24LC02B


 
1
$ *-,'/22%&1
 3
&'
!&" &4# *!(!!&
4%&

&#&
&&255***'

'54

D e
b
N N
L

E E2

EXPOSED PAD

NOTE 1
NOTE 1
1 2 2 1
D2
TOP VIEW BOTTOM VIEW

A3 A1 NOTE 2

6&! 99. .

'!
9'&! 7 7: ;
7"') 
%! 7 <
&  1,
:  8&  <  
&#
%%    
,
&& 4!! - .3
:  9&  1,
:  >#& . -1,
.$
!##9&  - = 
.$
!##>#& .  = 
,
&&>#& )   -
,
&&9& 9 -  
,
&&&
.$
!## C  = =

  !"#$%&" '  ()"&'"!&)
&#*&&&# 
 4' 

'
$
!#&) !&#!
- 4!!*!"&#
 '!
#&
  .0
1,2 1!'!
 
&$& "!
**&
"&&
 !
.32 % '!
("!"*&
"&&
 (%
%
'&
" 
!!


 

  * ,-,

DS21709J-page 22 2009 Microchip Technology Inc.

 24AA02/24LC02B


 
1
$ *-,'/22%&1
 3
&'
!&" &4# *!(!!&
4%&

&#&
&&255***'

'54

2009 Microchip Technology Inc. DS21709J-page 23

24AA02/24LC02B


 
1
$ *-,/22%0.(1
 3
&'
!&" &4# *!(!!&
4%&

&#&
&&255***'

'54

DS21709J-page 24 2009 Microchip Technology Inc.

 24AA02/24LC02B


 
1
$ *-,/22%0.(1
 3
&'
!&" &4# *!(!!&
4%&

&#&
&&255***'

'54

2009 Microchip Technology Inc. DS21709J-page 25

24AA02/24LC02B
APPENDIX A: REVISION HISTORY

Revision C
Corrections to Section 1.0, Electrical Characteristics.

Revision D
Added DFN package.

Revision E
Revised Figure 3-2 Control Byte Allocation; Figure 4-1
Byte Write; Figure 4-2 Page Write; Section 6.0 Write
Protection; Figure 7-1 Current Address Read; Figure 7-
2 Random Read; Figure 7-3 Sequential Read.

Revision F (01/2007)
Revised Features section; Changed 1.8V to 1.7V in
Tables and text; Revised Ambient Temperature,
Section 1.0; Replaced Package Drawings; Revised
Product ID section.

Revision G (03/2007)
Replaced Package Drawings (Rev. AM).

Revision H (08/2008)
Added SC-70 Package; Updated Package Drawings.

Revision J (02/2009)
Added TDFN Package; Updated Package Drawings.

DS21709J-page 26 2009 Microchip Technology Inc.

 24AA02/24LC02B
THE MICROCHIP WEB SITE CUSTOMER SUPPORT
Microchip provides online support via our WWW site at Users of Microchip products can receive assistance
www.microchip.com. This web site is used as a means through several channels:
to make files and information easily available to Distributor or Representative
customers. Accessible by using your favorite Internet
Local Sales Office
browser, the web site contains the following
information: Field Application Engineer (FAE)
Technical Support
Product Support Data sheets and errata,
application notes and sample programs, design Development Systems Information Line
resources, users guides and hardware support Customers should contact their distributor,
documents, latest software releases and archived representative or field application engineer (FAE) for
software support. Local sales offices are also available to help
General Technical Support Frequently Asked customers. A listing of sales offices and locations is
Questions (FAQ), technical support requests, included in the back of this document.
online discussion groups, Microchip consultant Technical support is available through the web site
program member listing at: http://support.microchip.com
Business of Microchip Product selector and
ordering guides, latest Microchip press releases,
listing of seminars and events, listings of
Microchip sales offices, distributors and factory
representatives

CUSTOMER CHANGE NOTIFICATION

SERVICE
Microchips customer notification service helps keep
customers current on Microchip products. Subscribers
will receive e-mail notification whenever there are
changes, updates, revisions or errata related to a
specified product family or development tool of interest.
To register, access the Microchip web site at
www.microchip.com, click on Customer Change
Notification and follow the registration instructions.

2009 Microchip Technology Inc. DS21709J-page 27

24AA02/24LC02B
READER RESPONSE
It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip prod-
uct. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation
can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.
Please list the following information, and use this outline to provide us with your comments about this document.

To: Technical Publications Manager Total Pages Sent ________

RE: Reader Response

From: Name
Company
Address
City / State / ZIP / Country
Telephone: (_______) _________ - _________ FAX: (______) _________ - _________
Application (optional):
Would you like a reply? Y N

Device: 24AA02/24LC02B Literature Number: DS21709J

Questions:

1. What are the best features of this document?

2. How does this document meet your hardware and software development needs?

3. Do you find the organization of this document easy to follow? If not, why?

4. What additions to the document do you think would enhance the structure and subject?

5. What deletions from the document could be made without affecting the overall usefulness?

6. Is there any incorrect or misleading information (what and where)?

7. How would you improve this document?

DS21709J-page 28 2009 Microchip Technology Inc.

 24AA02/24LC02B
PRODUCT IDENTIFICATION SYSTEM
To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.
PART NO. X /XX
Examples:
Device Temperature Package a) 24AA02-I/P: Industrial Temperature,
Range 1.7V, PDIP package
b) 24AA02-I/SN: Industrial Temperature,
Device: 24AA02: = 1.7V, 2 Kbit I2C Serial EEPROM 1.7V, SOIC package
24AA02T: = 1.7V, 2 Kbit I2C Serial EEPROM c) 24AA02T-I/OT: Industrial Temperature,
(Tape and Reel) 1.7V, SOT-23 package, tape and reel
24LC02B: = 2.5V, 2 Kbit I2C Serial EEPROM d) 24LC02B-I/P: Industrial Temperature,
24LC02BT: = 2.5V, 2 Kbit I2C Serial EEPROM 2.5V, PDIP package
(Tape and Reel) e) 24LC02B-E/SN: Extended Temperature,
2.5V, SOIC package
f) 24LC02BT-I/LT: Industrial Temperature,
Temperature I = -40C to +85C
2.5V, SC-70 package, tape and reel
Range: E = -40C to +125C

Package: MC = 2x3 DFN, 8-lead

P = Plastic DIP (300 mil body), 8-lead
SN = Plastic SOIC (3.90 mm body), 8-lead
ST = Plastic TSSOP (4.4 mm), 8-lead
MS = Plastic Micro Small Outline (MSOP), 8-lead
OT = SOT-23, 5-lead (Tape and Reel only)
LT = SC-70, 5-lead (Tape and Reel only)
MNY(1)= TDFN, (2x3x0.75 mm body), 8-lead

Note 1: "Y" indicates a Nickel Palladium Gold (NiPdAu) finish.

2009 Microchip Technology Inc. DS21709J-page29

24AA02/24LC02B
NOTES:

DS21709J-page 30 2009 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:
Microchip products meet the specification contained in their particular Microchip Data Sheet.

Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
intended manner and under normal conditions.

There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchips Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.

Microchip is willing to work with the customer who is concerned about the integrity of their code.

Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as unbreakable.

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchips code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device Trademarks

applications and the like is provided only for your convenience
The Microchip name and logo, the Microchip logo, Accuron,
and may be superseded by updates. It is your responsibility to
dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro,
ensure that your application meets with your specifications.
PICSTART, rfPIC, SmartShunt and UNI/O are registered
MICROCHIP MAKES NO REPRESENTATIONS OR
trademarks of Microchip Technology Incorporated in the
WARRANTIES OF ANY KIND WHETHER EXPRESS OR
U.S.A. and other countries.
IMPLIED, WRITTEN OR ORAL, STATUTORY OR
OTHERWISE, RELATED TO THE INFORMATION, FilterLab, Linear Active Thermistor, MXDEV, MXLAB,
INCLUDING BUT NOT LIMITED TO ITS CONDITION, SEEVAL, SmartSensor and The Embedded Control Solutions
QUALITY, PERFORMANCE, MERCHANTABILITY OR Company are registered trademarks of Microchip Technology
FITNESS FOR PURPOSE. Microchip disclaims all liability Incorporated in the U.S.A.
arising from this information and its use. Use of Microchip Analog-for-the-Digital Age, Application Maestro, CodeGuard,
devices in life support and/or safety applications is entirely at dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN,
the buyers risk, and the buyer agrees to defend, indemnify and ECONOMONITOR, FanSense, In-Circuit Serial
hold harmless Microchip from any and all damages, claims, Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB
suits, or expenses resulting from such use. No licenses are Certified logo, MPLIB, MPLINK, mTouch, PICkit, PICDEM,
conveyed, implicitly or otherwise, under any Microchip PICDEM.net, PICtail, PIC32 logo, PowerCal, PowerInfo,
intellectual property rights. PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total
Endurance, WiperLock and ZENA are trademarks of
Microchip Technology Incorporated in the U.S.A. and other
countries.
SQTP is a service mark of Microchip Technology Incorporated
in the U.S.A.
All other trademarks mentioned herein are property of their
respective companies.
2009, Microchip Technology Incorporated, Printed in the
U.S.A., All Rights Reserved.
Printed on recycled paper.

Microchip received ISO/TS-16949:2002 certification for its worldwide

headquarters, design and wafer fabrication facilities in Chandler and
Tempe, Arizona; Gresham, Oregon and design centers in California
and India. The Companys quality system processes and procedures
are for its PIC MCUs and dsPIC DSCs, KEELOQ code hopping
devices, Serial EEPROMs, microperipherals, nonvolatile memory and
analog products. In addition, Microchips quality system for the design
and manufacture of development systems is ISO 9001:2000 certified.

2009 Microchip Technology Inc. DS21709J-page 31

 WORLDWIDE SALES AND SERVICE
AMERICAS ASIA/PACIFIC ASIA/PACIFIC EUROPE
Corporate Office Asia Pacific Office India - Bangalore Austria - Wels
2355 West Chandler Blvd. Suites 3707-14, 37th Floor Tel: 91-80-3090-4444 Tel: 43-7242-2244-39
Chandler, AZ 85224-6199 Tower 6, The Gateway Fax: 91-80-3090-4080 Fax: 43-7242-2244-393
Tel: 480-792-7200 Harbour City, Kowloon Denmark - Copenhagen
India - New Delhi
Fax: 480-792-7277 Hong Kong Tel: 45-4450-2828
Tel: 91-11-4160-8631
Technical Support: Tel: 852-2401-1200 Fax: 45-4485-2829
Fax: 91-11-4160-8632
http://support.microchip.com Fax: 852-2401-3431
India - Pune France - Paris
Web Address:
Australia - Sydney Tel: 91-20-2566-1512 Tel: 33-1-69-53-63-20
www.microchip.com
Tel: 61-2-9868-6733 Fax: 91-20-2566-1513 Fax: 33-1-69-30-90-79
Atlanta Fax: 61-2-9868-6755
Japan - Yokohama Germany - Munich
Duluth, GA
China - Beijing Tel: 49-89-627-144-0
Tel: 678-957-9614 Tel: 81-45-471- 6166
Tel: 86-10-8528-2100 Fax: 49-89-627-144-44
Fax: 678-957-1455 Fax: 81-45-471-6122
Fax: 86-10-8528-2104 Italy - Milan
Boston Korea - Daegu
China - Chengdu Tel: 39-0331-742611
Westborough, MA Tel: 82-53-744-4301
Tel: 86-28-8665-5511 Fax: 39-0331-466781
Tel: 774-760-0087 Fax: 82-53-744-4302
Fax: 86-28-8665-7889 Netherlands - Drunen
Fax: 774-760-0088 Korea - Seoul
China - Hong Kong SAR Tel: 82-2-554-7200 Tel: 31-416-690399
Chicago
Tel: 852-2401-1200 Fax: 82-2-558-5932 or Fax: 31-416-690340
Itasca, IL
Tel: 630-285-0071 Fax: 852-2401-3431 82-2-558-5934 Spain - Madrid
Fax: 630-285-0075 China - Nanjing Tel: 34-91-708-08-90
Malaysia - Kuala Lumpur
Tel: 86-25-8473-2460 Tel: 60-3-6201-9857 Fax: 34-91-708-08-91
Cleveland
Independence, OH Fax: 86-25-8473-2470 Fax: 60-3-6201-9859 UK - Wokingham
Tel: 216-447-0464 China - Qingdao Tel: 44-118-921-5869
Malaysia - Penang
Fax: 216-447-0643 Tel: 86-532-8502-7355 Fax: 44-118-921-5820
Tel: 60-4-227-8870
Dallas Fax: 86-532-8502-7205 Fax: 60-4-227-4068
Addison, TX China - Shanghai Philippines - Manila
Tel: 972-818-7423 Tel: 86-21-5407-5533 Tel: 63-2-634-9065
Fax: 972-818-2924 Fax: 86-21-5407-5066 Fax: 63-2-634-9069
Detroit China - Shenyang Singapore
Farmington Hills, MI Tel: 86-24-2334-2829 Tel: 65-6334-8870
Tel: 248-538-2250 Fax: 86-24-2334-2393 Fax: 65-6334-8850
Fax: 248-538-2260
China - Shenzhen Taiwan - Hsin Chu
Kokomo Tel: 86-755-8203-2660 Tel: 886-3-572-9526
Kokomo, IN Fax: 86-755-8203-1760 Fax: 886-3-572-6459
Tel: 765-864-8360
Fax: 765-864-8387 China - Wuhan Taiwan - Kaohsiung
Tel: 86-27-5980-5300 Tel: 886-7-536-4818
Los Angeles Fax: 86-27-5980-5118 Fax: 886-7-536-4803
Mission Viejo, CA
Tel: 949-462-9523 China - Xiamen Taiwan - Taipei
Fax: 949-462-9608 Tel: 86-592-2388138 Tel: 886-2-2500-6610
Fax: 86-592-2388130 Fax: 886-2-2508-0102
Santa Clara
Santa Clara, CA China - Xian Thailand - Bangkok
Tel: 408-961-6444 Tel: 86-29-8833-7252 Tel: 66-2-694-1351
Fax: 408-961-6445 Fax: 86-29-8833-7256 Fax: 66-2-694-1350

Toronto China - Zhuhai

Mississauga, Ontario, Tel: 86-756-3210040
Canada Fax: 86-756-3210049
Tel: 905-673-0699
Fax: 905-673-6509

02/04/09

DS21709J-page 32 2009 Microchip Technology Inc.