implicit nets are legal in verilog. moreover, my system just learns what nets are there including busses. The idea is to take advantage of all information at hand.
For busses it keeps highest and lowest indices and writes wire accordingly.