default search action
Kostas Siozios
Person information
- affiliation: Aristotle University of Thessaloniki (AUTH), Greece
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2024
- [j41]Daichi Watari, Charalampos Marantos, Ittetsu Taniguchi, Francky Catthoor, Kostas Siozios, Dimitrios Soudris, Takao Onoye:
Online Energy Management Framework for Smart Buildings With Low-Complexity Estimators. IEEE Embed. Syst. Lett. 16(2): 138-141 (2024) - [i9]Kilian Pfeiffer, Konstantinos Balaskas, Kostas Siozios, Jörg Henkel:
Energy-Aware Heterogeneous Federated Learning via Approximate Systolic DNN Accelerators. CoRR abs/2402.18569 (2024) - [i8]Konstantinos Balaskas, Florian Klemme, Georgios Zervakis, Kostas Siozios, Hussam Amrouch, Jörg Henkel:
Variability-Aware Approximate Circuit Synthesis via Genetic Optimization. CoRR abs/2404.04258 (2024) - [i7]Vojtech Mrazek, Argyris Kokkinis, Panagiotis Papanikolaou, Zdenek Vasícek, Kostas Siozios, Georgios Tzimpragos, Mehdi Baradaran Tahoori, Georgios Zervakis:
Evolutionary Approximation of Ternary Neurons for On-sensor Printed Neural Networks. CoRR abs/2407.20589 (2024) - 2023
- [j40]Anastasios Michailidis, Thomas Noulis, Kostas Siozios:
CMOS Noise Analysis and Simulation From Low Frequency and Baseband to RF and Millimeter Wave. IEEE Access 11: 39807-39823 (2023) - [j39]Daichi Watari, Ittetsu Taniguchi, Francky Catthoor, Charalampos Marantos, Kostas Siozios, Elham Shirazi, Dimitrios Soudris, Takao Onoye:
Thermal-Comfort Aware Online Co-Scheduling Framework for HVAC, Battery Systems, and Appliances in Smart Buildings. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 106(5): 698-706 (2023) - [j38]Dimitrios Danopoulos, Georgios Zervakis, Kostas Siozios, Dimitrios Soudris, Jörg Henkel:
AdaPT: Fast Emulation of Approximate DNN Accelerators in PyTorch. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 42(6): 2074-2078 (2023) - [c100]Aggelos Ferikoglou, Argyris Kokkinis, Dimitrios Danopoulos, Ioannis Oroutzoglou, Anastassios Nanos, Stathis Karanastasis, Márton Sipos, Javad Fadaie Ghotbi, Juan Jose Vegas Olmos, Dimosthenis Masouros, Kostas Siozios:
The SERRANO platform: Stepping towards seamless application development & deployment in the heterogeneous edge-cloud continuum. DATE 2023: 1-4 - [c99]Argyris Kokkinis, Georgios Zervakis, Kostas Siozios, Mehdi B. Tahoori, Jörg Henkel:
Hardware-Aware Automated Neural Minimization for Printed Multilayer Perceptrons. DATE 2023: 1-2 - [c98]Florentia Afentaki, Gurol Saglam, Argyris Kokkinis, Kostas Siozios, Georgios Zervakis, Mehdi B. Tahoori:
Bespoke Approximation of Multiplication-Accumulation and Activation Targeting Printed Multilayer Perceptrons. ICCAD 2023: 1-9 - [c97]C. Panagiotopoulou, Anastasios Michailidis, Thomas Noulis, Kostas Siozios, Stelios Siskos:
A Python Framework for System-on-Chip Power Integrity Simulation. ICIT 2023: 1-5 - [c96]Anastassios Nanos, Aristotelis Kretsis, Charalampos Mainas, George Ntouskos, Aggelos Ferikoglou, Dimitrios Danopoulos, Argyris Kokkinis, Dimosthenis Masouros, Kostas Siozios, Polyzois Soumplis, Panagiotis C. Kokkinos, Juan Jose Vegas Olmos, Emmanouel A. Varvarigos:
Hardware-Accelerated FaaS for the Edge-Cloud Continuum. ICNP 2023: 1-6 - [c95]George Margaritis, Vasileios Serasidis, Ioannis Sofianidis, Vasileios Konstantakos, Kostas Siozios, Theodore Laopoulos:
Indoor Positioning System Evaluation in Public Rooms. IDAACS 2023: 119-124 - [c94]Charalampos Marantos, Christos P. Lamprakos, Kostas Siozios, Dimitrios Soudris:
Model-Free HVAC Optimizer based on Reinforcement Learning. ISIE 2023: 1-8 - [c93]Vasileios Serasidis, Ioannis Sofianidis, Giorgos Margaritis, Christos Sad, Vasileios Konstantakos, Kostas Siozios:
ICE: A Low-Cost IoT Platform Targeting Real-Time Anonymous Visitors Flow Tracking at Museums. ISIE 2023: 1-6 - [c92]Argyris Kokkinis, Anastassios Nanos, Kostas Siozios:
Enabling an Isolated and Energy-Aware Deployment of Computationally Intensive Kernels on Multi-tenant Environments. SAMOS 2023: 411-422 - [i6]Argyris Kokkinis, Georgios Zervakis, Kostas Siozios, Mehdi B. Tahoori, Jörg Henkel:
Hardware-Aware Automated Neural Minimization for Printed Multilayer Perceptrons. CoRR abs/2301.11142 (2023) - [i5]Konstantinos Balaskas, Andreas Karatzas, Christos Sad, Kostas Siozios, Iraklis Anagnostopoulos, Georgios Zervakis, Jörg Henkel:
Hardware-Aware DNN Compression via Diverse Pruning and Mixed-Precision Quantization. CoRR abs/2312.15322 (2023) - [i4]Florentia Afentaki, Gurol Saglam, Argyris Kokkinis, Kostas Siozios, Georgios Zervakis, Mehdi B. Tahoori:
Bespoke Approximation of Multiplication-Accumulation and Activation Targeting Printed Multilayer Perceptrons. CoRR abs/2312.17612 (2023) - 2022
- [j37]Konstantinos Kozalakis, Ioannis Sofianidis, Vasiliki Gogolou, Vasileios Konstantakos, Kostas Siozios, Stylianos Siskos, Theodore Laopoulos:
Wide-Range Light Harvesting Module for Autonomous Sensor Nodes. IEEE Access 10: 32180-32189 (2022) - [j36]Argyris Kokkinis, Dionysios Diamantopoulos, Kostas Siozios:
Dynamic Optimization of On-Chip Memories for HLS Targeting Many-Accelerator Platforms. IEEE Comput. Archit. Lett. 21(2): 41-44 (2022) - [j35]Konstantinos Balaskas, Florian Klemme, Georgios Zervakis, Kostas Siozios, Hussam Amrouch, Jörg Henkel:
Variability-Aware Approximate Circuit Synthesis via Genetic Optimization. IEEE Trans. Circuits Syst. I Regul. Pap. 69(10): 4141-4153 (2022) - [c91]Argyris Kokkinis, Dionysios Diamantopoulos, Kostas Siozios:
Dynamic Heap Management in High-Level Synthesis for Many-Accelerator Architectures. FPL 2022: 287-293 - [c90]Athanasios Stefanou, Kostas Siozios, Alkiviadis Hatzopoulos:
Design of A 10-Bit, 2GS/s Current-Steering Digital-to-Analog Converter with OnLine Current Calibration. ISCAS 2022: 1319-1322 - [c89]Konstantinos Balaskas, Georgios Zervakis, Kostas Siozios, Mehdi B. Tahoori, Jörg Henkel:
Approximate Decision Trees For Machine Learning Classification on Tiny Printed Circuits. ISQED 2022: 1-6 - [c88]Ioannis Oroutzoglou, Argyris Kokkinis, Aggelos Ferikoglou, Dimitrios Danopoulos, Dimosthenis Masouros, Kostas Siozios:
Optimizing Savitzky-Golay Filter on GPU and FPGA Accelerators for Financial Applications. MOCAST 2022: 1-4 - [c87]Christos Sad, Kostas Siozios:
An algorithm for node clustering targeting swarm of cyberphysical systems. MOCAST 2022: 1-4 - [c86]Ioannis Sofianidis, Vasileios Serasidis, Vasileios Konstantakos, Kostas Siozios:
Application of Energy Efficient Filtering for UWB Indoor Positioning. MOCAST 2022: 1-4 - [c85]Argyris Kokkinis, Aggelos Ferikoglou, Ioannis Oroutzoglou, Dimitrios Danopoulos, Dimosthenis Masouros, Kostas Siozios:
HW/SW Acceleration of Multiple Workloads Within the SERRANO's Computing Continuum - Invited Paper. SAMOS 2022: 394-405 - [c84]Anastasios Michailidis, Thomas Noulis, Kostas Siozios:
Linear and Periodic State Integrated Circuits Noise Simulation Benchmarking. VLSI-SoC 2022: 1-6 - [c83]George S. Vergos, Vasiliki Gogolou, C. Panagiotopoulou, A. Avgoustidis, Thomas Noulis, Kostas Siozios, Stilianos Siskos:
Machine Learning based Power Converter Large Signal Simulation for Energy Harvesting Applications. VLSI-SoC 2022: 1-5 - [i3]Dimitrios Danopoulos, Georgios Zervakis, Kostas Siozios, Dimitrios Soudris, Jörg Henkel:
AdaPT: Fast Emulation of Approximate DNN Accelerators in PyTorch. CoRR abs/2203.04071 (2022) - [i2]Konstantinos Balaskas, Georgios Zervakis, Hussam Amrouch, Jörg Henkel, Kostas Siozios:
Automated Design Approximation to Overcome Circuit Aging. CoRR abs/2203.07962 (2022) - [i1]Konstantinos Balaskas, Georgios Zervakis, Kostas Siozios, Mehdi B. Tahoori, Jörg Henkel:
Approximate Decision Trees For Machine Learning Classification on Tiny Printed Circuits. CoRR abs/2203.08011 (2022) - 2021
- [j34]Konstantinos Balaskas, Georgios Zervakis, Hussam Amrouch, Jörg Henkel, Kostas Siozios:
Automated Design Approximation to Overcome Circuit Aging. IEEE Trans. Circuits Syst. I Regul. Pap. 68(11): 4710-4721 (2021) - [c82]Daichi Watari, Ittetsu Taniguchi, Francky Catthoor, Charalampos Marantos, Kostas Siozios, Elham Shirazi, Dimitrios Soudris, Takao Onoye:
Thermal Comfort Aware Online Energy Management Framework for a Smart Residential Building. DATE 2021: 535-538 - [c81]Konstantinos Kozalakis, Vasiliki Gogolou, Vasileios Konstantakos, Kostas Siozios, Stylianos Siskos, Theodore Laopoulos:
A Low-complexity, FPGA-based Maximum Power Point Tracking Circuit, for Wide Range Light-energy Harvesting. IDAACS 2021: 694-699 - [c80]Aristotelis Kretsis, Panagiotis C. Kokkinos, Polyzois Soumplis, Juan Jose Vegas Olmos, Marcell Fehér, Márton Ákos Sipos, Daniel E. Lucani, Dmitry Khabi, Dimosthenis Masouros, Kostas Siozios, Paraskevas Bourgos, Sofia Tsekeridou, Ferad Zyulkyarov, Efstathios Karanastasis, Efthymios Chondrogiannis, Vassiliki Andronikou, Aitor Fernández Gómez, Silviu Panica, Gabriel Iuhasz, Anastassios Nanos, Charalampos Chalios, Manos Varvarigos:
SERRANO: Transparent Application Deployment in a Secure, Accelerated and Cognitive Cloud Continuum. MeditCom 2021: 55-60 - [c79]Konstantinos Balaskas, Kostas Siozios:
Fatigue Detection Using Deep Long Short-Term Memory Autoencoders. MOCAST 2021: 1-4 - [c78]Vasiliki Gogolou, Zoi Agorastou, Vasilios Kalenteridis, Konstantinos Kozalakis, Ioannis Kosmadakis, Kostas Siozios, Eftichios Koutroulis, Stylianos Siskos:
Design considerations for a DC-DC Boost Converter in standard CMOS technology. MOCAST 2021: 1-4 - [c77]Aggelos Ferikoglou, Ioannis Oroutzoglou, Argyris Kokkinis, Dimitrios Danopoulos, Dimosthenis Masouros, Efthymios Chondrogiannis, Aitor Fernández Gómez, Aristotelis Kretsis, Panagiotis C. Kokkinos, Emmanouel A. Varvarigos, Kostas Siozios:
Towards Efficient HW Acceleration in Edge-Cloud Infrastructures: The SERRANO Approach - Invited Paper. SAMOS 2021: 354-367 - [c76]Argyris Kokkinis, Aggelos Ferikoglou, Dimitrios Danopoulos, Dimosthenis Masouros, Kostas Siozios:
Leveraging HW Approximation for Exploiting Performance-Energy Trade-offs Within the Edge-Cloud Computing Continuum. ISC Workshops 2021: 406-415 - 2020
- [j33]Charalampos Marantos, Kostas Siozios, Dimitrios Soudris:
Rapid Prototyping of Low-Complexity Orchestrator Targeting CyberPhysical Systems: The Smart-Thermostat Usecase. IEEE Trans. Control. Syst. Technol. 28(5): 1831-1845 (2020)
2010 – 2019
- 2019
- [j32]Georgios Zervakis, Konstantina Koliogeorgi, Dimitrios Anagnostos, Nikolaos Zompakis, Kostas Siozios:
VADER: Voltage-Driven Netlist Pruning for Cross-Layer Approximate Arithmetic Circuits. IEEE Trans. Very Large Scale Integr. Syst. 27(6): 1460-1464 (2019) - [c75]Nikolaos Zompakis, Dimitrios Anagnostos, Konstantina Koliogeorgi, Georgios Zervakis, Kostas Siozios:
A Design Flow Framework for Fully-Connected Neural Networks Rapid Prototyping. COINS 2019: 44-49 - [c74]Kostas Siozios, Stylianos Siskos:
A Low-Complexity Framework for Distributed Energy Market Targeting Smart-Grid. DATE 2019: 878-883 - [c73]Konstantinos Balaskas, Kostas Siozios:
ECG Analysis and Heartbeat Classification Based on Shallow Neural Networks. MOCAST 2019: 1-4 - [c72]Konstantina Koliogeorgi, Georgios Zervakis, Dimitrios Anagnostos, Nikolaos Zompakis, Kostas Siozios:
Optimizing SVM Classifier Through Approximate and High Level Synthesis Techniques. MOCAST 2019: 1-4 - [c71]Achilles Boursianis, Maria S. Papadopoulou, P. Damantoulakis, Apostolia Karampatea, Pavlos Doanis, D. Geourgoulas, Anastasia Skoufa, D. Valavanis, Christos Apostolidis, Dimitrios G. Babas, Konstantinos B. Baltzis, Theodoros N. Kaifas, Kostas Siozios, Stelios Siskos, Theodoros Samaras, Katherine Siakavara, Spiridon Nikolaidis, Sotirios K. Goudos, Aglaia Liopa-Tsakalidi, Pantelis Barouchas, I. Kasimis, Georgios Kalamaras, D. Merkouris, G. Perrakis, C. Tsirogiannis, Antonis G. Gotsis, Konstantinos Maliatsos:
Advancing Rational Exploitation of Water Irrigation Using 5G-IoT Capabilities: The AREThOU5A Project. PATMOS 2019: 127-132 - 2018
- [j31]Efstathios Sotiriou-Xanthopoulos, Leonard Masing, Sotirios Xydis, Kostas Siozios, Jürgen Becker, Dimitrios Soudris:
OpenCL-based Virtual Prototyping and Simulation of Many-Accelerator Architectures. ACM Trans. Embed. Comput. Syst. 17(5): 86:1-86:27 (2018) - [c70]Charalampos Marantos, Christos P. Lamprakos, Vasileios Tsoutsouras, Kostas Siozios, Dimitrios Soudris:
Towards plug&play smart thermostats inspired by reinforcement learning. INTESA@ESWEEK 2018: 39-44 - 2017
- [j30]Charalampos Marantos, Kostas Siozios, Dimitrios Soudris:
A Flexible Decision-Making Mechanism Targeting Smart Thermostats. IEEE Embed. Syst. Lett. 9(4): 105-108 (2017) - [j29]Ioannis Koutras, Konstantinos Maragos, Dionysios Diamantopoulos, Kostas Siozios, Dimitrios Soudris:
On supporting rapid prototyping of embedded systems with reconfigurable architectures. Integr. 58: 91-100 (2017) - [c69]Peter Figuli, Weiqiao Ding, Shalina Percy Delicia Figuli, Kostas Siozios, Dimitrios Soudris, Jürgen Becker:
Parameter Sensitivity in Virtual FPGA Architectures. ARC 2017: 141-153 - [c68]Konstantinos Maragos, George Lentaris, Dimitrios Soudris, Kostas Siozios, Vasilis F. Pavlidis:
Application performance improvement by exploiting process variability on FPGA devices. DATE 2017: 452-457 - [c67]Nikolaos Karagiorgos, Nikolaos Nenadis, D. Trypidis, Kostas Siozios, Stilianos Siskos, Spiros Nikolaidis, M. Z. Tsimidou:
An approach for estimating adulteration of virgin olive oil with soybean oil using image analysis. MOCAST 2017: 1-4 - [c66]Charalampos Marantos, Iosif S. Paraskevas, Kostas Siozios, Josiane Mothe, Colette Menou, Dimitrios Soudris:
FabSpace 2.0: A platform for application and service development based on Earth Observation data. MOCAST 2017: 1-4 - [c65]Dimosthenis Masouros, Ioannis Bakolas, Vasileios Tsoutsouras, Kostas Siozios, Dimitrios Soudris:
From edge to cloud: Design and implementation of a healthcare Internet of Things infrastructure. PATMOS 2017: 1-6 - [c64]Harry Sidiropoulos, Ioannis Koutras, Dimitrios Soudris, Kostas Siozios:
Algorithmic and memory optimizations on multiple application mapping onto FPGAs. SAMOS 2017: 146-153 - 2016
- [j28]Panayiotis Danassis, Kostas Siozios, Dimitrios Soudris:
ANT3D: Simultaneous Partitioning and Placement for 3-D FPGAs based on Ant Colony Optimization. IEEE Embed. Syst. Lett. 8(2): 41-44 (2016) - [j27]Kostas Siozios, Dimitrios Soudris:
A Customizable Framework for Application Implementation onto 3-D FPGAs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(11): 1783-1796 (2016) - [j26]Efstathios Sotiriou-Xanthopoulos, Sotirios Xydis, Kostas Siozios, George Economakos, Dimitrios Soudris:
An Integrated Exploration and Virtual Platform Framework for Many-Accelerator Heterogeneous Systems. ACM Trans. Embed. Comput. Syst. 15(3): 43:1-43:26 (2016) - [j25]Efstathios Sotiriou-Xanthopoulos, Sotirios Xydis, Kostas Siozios, George Economakos, Dimitrios Soudris:
A Framework for Interconnection-Aware Domain-Specific Many-Accelerator Synthesis. ACM Trans. Embed. Comput. Syst. 16(1): 8:1-8:26 (2016) - [c63]Kostas Siozios, Ioannis Savidis, Dimitrios Soudris:
A framework for exploring alternative fault-tolerant schemes targeting 3-D reconfigurable architectures. SAMOS 2016: 336-341 - [c62]Efstathios Sotiriou-Xanthopoulos, Leonard Masing, Kostas Siozios, George Economakos, Dimitrios Soudris, Jürgen Becker:
An OpenCL-based framework for rapid virtual prototyping of heterogeneous architectures. SAMOS 2016: 372-377 - 2015
- [j24]Dionysios Diamantopoulos, Sotirios Xydis, Kostas Siozios, Dimitrios Soudris:
Mitigating Memory-Induced Dark Silicon in Many-Accelerator Architectures. IEEE Comput. Archit. Lett. 14(2): 136-139 (2015) - [j23]Konstantinos Maragos, Kostas Siozios, Dimitrios Soudris:
An Evolutionary Algorithm for Netlist Partitioning Targeting 3-D FPGAs. IEEE Embed. Syst. Lett. 7(4): 117-120 (2015) - [j22]Dionysios Diamantopoulos, Kostas Siozios, Sotirios Xydis, Dimitrios Soudris:
GENESIS: Parallel Application Placement onto Reconfigurable Architectures (Invited for the Special Issue on Runtime Management). ACM Trans. Embed. Comput. Syst. 14(1): 18:1-18:26 (2015) - [c61]Kostas Siozios, Peter Figuli, Harry Sidiropoulos, Carsten Tradowsky, Dionysios Diamantopoulos, Konstantinos Maragos, Shalina Percy Delicia, Dimitrios Soudris, Jürgen Becker:
TEAChER: TEach AdvanCEd Reconfigurable Architectures and Tools. ARC 2015: 103-114 - [c60]Dionysios Diamantopoulos, Sotirios Xydis, Kostas Siozios, Dimitrios Soudris:
Dynamic Memory Management in Vivado-HLS for Scalable Many-Accelerator Architectures. ARC 2015: 117-128 - [c59]Peter Figuli, Carsten Tradowsky, Jose Martinez, Harry Sidiropoulos, Kostas Siozios, Holger Stenschke, Dimitrios Soudris, Jürgen Becker:
A Novel Concept for Adaptive Signal Processing on Reconfigurable Hardware. ARC 2015: 311-320 - [c58]George Lentaris, Ioannis Stamoulias, Dionysios Diamantopoulos, Konstantinos Maragos, Kostas Siozios, Dimitrios Soudris, Marcos Avilés Rodrigálvarez, Manolis I. A. Lourakis, Xenophon Zabulis, Ioannis Kostavelis, Lazaros Nalpantidis, Evangelos Boukas, Antonios Gasteratos:
SPARTAN/SEXTANT/COMPASS: Advancing Space Rover Vision via Reconfigurable Platforms. ARC 2015: 475-486 - [c57]Dionysios Diamantopoulos, Sotirios Xydis, Kostas Siozios, Dimitrios Soudris:
High-Level-Synthesis extensions for scalable Single-Chip Many-Accelerators on FPGAs. FPL 2015: 1-2 - [c56]Efstathios Sotiriou-Xanthopoulos, Sotirios Xydis, Kostas Siozios, George Economakos, Dimitrios Soudris:
Rapid prototyping and Design Space Exploration methodologies for many-accelerator systems. FPL 2015: 1-2 - [c55]Efstathios Sotiriou-Xanthopoulos, Shalina Percy Delicia, Peter Figuli, Kostas Siozios, George Economakos, Jürgen Becker:
A power estimation technique for cycle-accurate higher-abstraction SystemC-based CPU models. SAMOS 2015: 70-77 - [c54]Nikolaos Zompakis, Kostas Siozios:
A framework for reducing the modeling and simulation complexity of Cyberphysical Systems. SAMOS 2015: 360-365 - [c53]Efstathios Sotiriou-Xanthopoulos, Sotirios Xydis, Kostas Siozios, George Economakos:
A virtual platform for exploring hierarchical interconnection for many-accelerator systems. SAMOS 2015: 384-389 - 2014
- [j21]Ioannis Kostavelis, Lazaros Nalpantidis, Evangelos Boukas, Marcos Avilés Rodrigálvarez, Ioannis Stamoulias, George Lentaris, Dionysios Diamantopoulos, Kostas Siozios, Dimitrios Soudris, Antonios Gasteratos:
SPARTAN: Developing a Vision System for Future Autonomous Space Exploration Robots. J. Field Robotics 31(1): 107-140 (2014) - [j20]Harry Sidiropoulos, Kostas Siozios, Dimitrios Soudris:
A novel 3-D FPGA architecture targeting communication intensive applications. J. Syst. Archit. 60(1): 32-39 (2014) - [j19]Efstathios Sotiriou-Xanthopoulos, Dionysios Diamantopoulos, Kostas Siozios, George Economakos, Dimitrios Soudris:
A framework for rapid evaluation of heterogeneous 3-D NoC architectures. Microprocess. Microsystems 38(4): 292-303 (2014) - [j18]Dionysios Diamantopoulos, Efstathios Sotiriou-Xanthopoulos, Kostas Siozios, George Economakos, Dimitrios Soudris:
Plug&Chip: A Framework for Supporting Rapid Prototyping of 3D Hybrid Virtual SoCs. ACM Trans. Embed. Comput. Syst. 13(5s): 168:1-168:25 (2014) - [j17]Kostas Siozios, Dimitrios Soudris, Michael Hübner:
A Framework for Supporting Adaptive Fault-Tolerant Solutions. ACM Trans. Embed. Comput. Syst. 13(5s): 169:1-169:22 (2014) - [c52]Efstathios Sotiriou-Xanthopoulos, Sotirios Xydis, Kostas Siozios, George Economakos, Dimitrios Soudris:
Effective Platform-Level Exploration for Heterogeneous Multicores Exploiting Simulation-Induced Slacks. PARMA-DITAM@HiPEAC 2014: 13-16 - [c51]Harry Sidiropoulos, Kostas Siozios, Dimitrios Soudris:
A Framework for Mapping Dynamic Virtual Kernels onto Heterogeneous Reconfigurable Platforms. IPDPS Workshops 2014: 170-175 - [c50]Kostas Siozios, Dimitrios Soudris, Michael Hübner:
A Framework for Customizing Virtual 3-D Reconfigurable Platforms at Run-Time. IPDPS Workshops 2014: 183-188 - [c49]Efstathios Sotiriou-Xanthopoulos, Sotirios Xydis, Kostas Siozios, George Economakos, Dimitrios Soudris:
Hardware accelerated rician denoise algorithm for high performance magnetic resonance imaging. MobiHealth 2014: 222-225 - [c48]Efstathios Sotiriou-Xanthopoulos, Sotirios Xydis, Kostas Siozios, George Economakos:
Co-design of many-accelerator heterogeneous systems exploiting virtual platforms. ICSAMOS 2014: 1-8 - 2013
- [j16]Konstantinos Tatas, Kostas Siozios, Alexandros Bartzas, Costas Kyriacou, Dimitrios Soudris:
A Novel Prototyping and Evaluation Framework for NoC-Based MPSoC. Int. J. Adapt. Resilient Auton. Syst. 4(3): 1-24 (2013) - [j15]Harry Sidiropoulos, Kostas Siozios, Dimitrios Soudris:
On supporting rapid exploration of memory hierarchies onto FPGAs. J. Syst. Archit. 59(2): 78-90 (2013) - [j14]Kostas Siozios, Dimitrios Soudris:
A low-cost fault tolerant solution targeting commercial FPGA devices. J. Syst. Archit. 59(10-D): 1255-1265 (2013) - [j13]Harry Sidiropoulos, Kostas Siozios, Peter Figuli, Dimitrios Soudris, Michael Hübner, Jürgen Becker:
JITPR: A framework for supporting fast application's implementation onto FPGAs. ACM Trans. Reconfigurable Technol. Syst. 6(2): 7:1-7:12 (2013) - [c47]Harry Sidiropoulos, Peter Figuli, Kostas Siozios, Dimitrios Soudris, Jürgen Becker:
A platform-independent runtime methodology for mapping multiple applications onto FPGAs through resource virtualization. FPL 2013: 1-4 - [c46]Dionysios Diamantopoulos, Kostas Siozios, Efstathios Sotiriou-Xanthopoulos, George Economakos, Dimitrios Soudris:
HVSoCs: A Framework for Rapid Prototyping of 3-D Hybrid Virtual System-on-Chips. IPDPS Workshops 2013: 2194-2199 - [c45]Kostas Siozios, Dimitrios Soudris, Michael Hübner:
On Supporting Adaptive Fault Tolerant at Run-Time with Virtual FPGAs. IPDPS Workshops 2013: 2206-2211 - [c44]Efstathios Sotiriou-Xanthopoulos, Kostas Siozios, George Economakos, Dimitrios Soudris:
A Process-based Reconfigurable SystemC Module for simulation speedup. ICSAMOS 2013: 72-79 - 2012
- [j12]Kostas Siozios, Vasilis F. Pavlidis, Dimitrios Soudris:
A novel framework for exploring 3-D FPGAs with heterogeneous interconnect fabric. ACM Trans. Reconfigurable Technol. Syst. 5(1): 4:1-4:23 (2012) - [j11]Dionysios Diamantopoulos, Kostas Siozios, Sotirios Xydis, Dimitrios Soudris:
A Systematic Methodology for Reliability Improvements on SoC-Based Software Defined Radio Systems. VLSI Design 2012: 784945:1-784945:15 (2012) - [c43]Kostas Siozios, Dimitrios Soudris:
A low-cost fault tolerant solution targeting to commercial FPGA devices. AHS 2012: 46-53 - [c42]Dionysios Diamantopoulos, Kostas Siozios, George Lentaris, Dimitrios Soudris, Marcos Avilés Rodrigálvarez:
SPARTAN project: On profiling computer vision algorithms for rover navigation. AHS 2012: 174-181 - [c41]George Lentaris, Dionysios Diamantopoulos, Kostas Siozios, Dimitrios Soudris, Marcos Avilés Rodrigálvarez:
Hardware implementation of stereo correspondence algorithm for the ExoMars mission. FPL 2012: 667-670 - [c40]George Lentaris, Dionysios Diamantopoulos, G. Stamoulias, Kostas Siozios, Dimitrios Soudris, Marcos Avilés Rodrigálvarez:
FPGA-based path-planning of high mobility rover for future planetary missions. ICECS 2012: 85-88 - [c39]Harry Sidiropoulos, Kostas Siozios, Peter Figuli, Dimitrios Soudris, Michael Hübner:
On Supporting Efficient Partial Reconfiguration with Just-In-Time Compilation. IPDPS Workshops 2012: 328-335 - 2011
- [j10]Kostas Siozios, Dimitrios Rodopoulos, Dimitrios Soudris:
On Supporting Rapid Thermal Analysis. IEEE Comput. Archit. Lett. 10(2): 53-56 (2011) - [j9]Kostas Siozios, Dimitrios Soudris:
A Tabu-Based Partitioning and Layer Assignment Algorithm for 3-D FPGAs. IEEE Embed. Syst. Lett. 3(3): 97-100 (2011) - [c38]Kostas Siozios, Dimitrios Rodopoulos, Dimitrios Soudris:
Quick_Hotspot: A Software Supported Methodology for Supporting Run-Time Thermal Analysis at MPSoC Designs. ARCS Workshops 2011 - [c37]Kostas Siozios, Dimitrios Soudris:
Trading Fault-Masking with Performance Overhead for FPGAs. ARCS Workshops 2011 - [c36]Harry Sidiropoulos, Kostas Siozios, Dimitrios Soudris:
A Framework for Architecture-Level Exploration of Communication Intensive Applications onto 3-D FPGAs. FPL 2011: 30-33 - [c35]Harry Sidiropoulos, Kostas Siozios, Dimitrios Soudris:
A Methodology and Tool Framework for Supporting Rapid Exploration of Memory Hierarchies in FPGAs. FPL 2011: 238-243 - [c34]Michael Hübner, Peter Figuli, Romuald Girardey, Dimitrios Soudris, Kostas Siozios, Jürgen Becker:
A Heterogeneous Multicore System on Chip with Run-Time Reconfigurable Virtual FPGA Architecture. IPDPS Workshops 2011: 143-149 - [c33]Kostas Siozios, Antonis Papanikolaou, Dimitrios Soudris:
CAD tools for designing 3D integrated systems. ISCAS 2011: 2229-2232 - [c32]Harry Sidiropoulos, Kostas Siozios, Dimitrios Soudris:
A Framework for Architecture-Level Exploration of 3-D FPGA Platforms. PATMOS 2011: 298-307 - [c31]Kostas Siozios, Dionysios Diamantopoulos, Ioannis Kostavelis, Evangelos Boukas, Lazaros Nalpantidis, Dimitrios Soudris, Antonios Gasteratos, Marcos Avilés, Iraklis Anagnostopoulos:
SPARTAN project: Efficient implementation of computer vision algorithms onto reconfigurable platform targeting to space applications. ReCoSoC 2011: 1-9 - [c30]Dionysios Diamantopoulos, Kostas Siozios, Sotirios Xydis, Dimitrios Soudris:
Thermal optimization for micro-architectures through selective block replication. ICSAMOS 2011: 59-66 - 2010
- [j8]Kostas Siozios, Dimitrios Soudris:
A Methodology for Alleviating the Performance Degradation of TMR Solutions. IEEE Embed. Syst. Lett. 2(4): 111-114 (2010) - [j7]Kostas Siozios, Dimitrios Soudris, Antonios Thanailakis:
A Novel Allocation Methodology for Partial and Dynamic Bitstream Generation for FPGA Architectures. J. Circuits Syst. Comput. 19(3): 701-717 (2010) - [c29]Kostas Siozios, Dimitrios Soudris, Dionisios N. Pnevmatikatos:
A Framework for Enabling Fault Tolerance in Reconfigurable Architectures. ARC 2010: 257-268 - [c28]Alienor Richard, Dragomir Milojevic, Frédéric Robert, Alexandros Bartzas, Antonis Papanikolaou, Kostas Siozios, Dimitrios Soudris:
Fast Design Space Exploration Environment Applied on NoC's for 3D-Stacked MPSoC's. ARCS Workshops 2010: 319-324 - [c27]Harry Sidiropoulos, Kostas Siozios, Dimitrios Soudris:
NAROUTO: An open-source framework for supporting architecture-level exploration at heterogeneous FPGAS. ICECS 2010: 527-530 - [c26]Kostas Siozios, Iraklis Anagnostopoulos, Dimitrios Soudris:
Multiple Vdd on 3D NoC architectures. ICECS 2010: 831-834 - [c25]Kostas Siozios, Iraklis Anagnostopoulos, Dimitrios Soudris:
A High-Level Mapping Algorithm Targeting 3D NoC Architectures with Multiple Vdd. ISVLSI 2010: 444-445 - [c24]Kostas Siozios, Dimitrios Soudris, Dionisios N. Pnevmatikatos:
Towards Supporting Fault-Tolerance in FPGAs. ISVLSI 2010: 446-447
2000 – 2009
- 2009
- [j6]Kostas Siozios, Dimitrios Soudris:
Designing a novel high-performance FPGA architecture for data intensive applications. J. Real Time Image Process. 4(2): 155-166 (2009) - [c23]Kostas Siozios, Vasilis F. Pavlidis, Dimitrios Soudris:
A software-supported methodology for exploring interconnection architectures targeting 3-D FPGAs. DATE 2009: 172-177 - [c22]Kostas Siozios, Dimitrios Soudris, George Economakos:
Three dimensional FPGA architectures: A shift paradigm for energy-performance efficient DSP implementations. DPS 2009: 1-6 - 2008
- [j5]Kostas Siozios, Alexandros Bartzas, Dimitrios Soudris:
Architecture-Level Exploration of Alternative Interconnection Schemes Targeting 3D FPGAs: A Software-Supported Methodology. Int. J. Reconfigurable Comput. 2008: 764942:1-764942:18 (2008) - [j4]Kostas Siozios, Dimitrios Soudris, Antonios Thanailakis:
Designing a General-Purpose Interconnection Architecture for Field Programmable Gate Arrays. J. Low Power Electron. 4(1): 34-47 (2008) - [j3]Kostas Siozios, Dimitrios Soudris:
A Power-Aware Placement and Routing Algorithm Targeting 3D FPGAs. J. Low Power Electron. 4(3): 275-289 (2008) - [c21]Kostas Siozios, Dimitrios Soudris:
An Efficient Approach for Managing Power Consumption Hotspots Distribution on 3D FPGAs. PATMOS 2008: 439-448 - [c20]Kostas Siozios, Dimitrios Soudris:
A Temperature-Aware Placement and Routing Algorithm Targeting 3D FPGAs. VLSI-SoC (Selected Papers) 2008: 211-231 - 2007
- [c19]Kostas Siozios, Stelios Mamagkakis, Dimitrios Soudris, Antonios Thanailakis:
Designing Heterogeneous FPGAs with Multiple SBs. ARC 2007: 91-96 - [c18]Kostas Siozios, Kostas Sotiriadis, Vasilis F. Pavlidis, Dimitrios Soudris:
Exploring Alternative 3D FPGA Architectures: Design Methodology and CAD Tool Support. FPL 2007: 652-655 - [c17]Kostas Siozios, Dimitrios Soudris:
A Novel Methodology for Temperature-Aware Placement and Routing of FPGAs. ISVLSI 2007: 55-60 - [c16]Kostas Siozios, Kostas Sotiriadis, Vasilis F. Pavlidis, Dimitrios Soudris:
A software-supported methodology for designing high-performance 3D FPGA architectures. VLSI-SoC 2007: 54-59 - 2006
- [c15]Kostas Siozios, Konstantinos Tatas, Dimitrios Soudris, Antonios Thanailakis:
A novel methodology for designing high-performance and low-energy FPGA routing architecture. FPGA 2006: 224 - [c14]Kostas Siozios, Dimitrios Soudris:
Wire Segment Length and Switch Box Co-Optimization for FPGA Architectures. FPL 2006: 1-4 - [c13]Kostas Siozios, Konstantinos Tatas, Dimitrios Soudris, Adonios Thanailakis:
Platform-based FPGA architecture: designing high-performance and low-power routing structure for realizing DSP applications. IPDPS 2006 - [c12]Kostas Siozios, Dimitrios Soudris, Adonios Thanailakis:
A novel methodology for designing high-performance and low-power FPGA interconnection targeting DSP applications. ISCAS 2006 - [c11]Kostas Siozios, Dimitrios Soudris, Antonios Thanailakis:
Designing Alternative FPGA Implementations Using Spatial Data from Hardware Resources. PATMOS 2006: 403-414 - [c10]Kostas Siozios, Dimitrios Soudris, Antonios Thanailakis:
Efficient Power Management Strategy of FPGAs Using a Novel Placement Technique. VLSI-SoC 2006: 204-209 - 2005
- [j2]Kostas Siozios, George Koutroumpezis, Konstantinos Tatas, Nikolaos Vassiliadis, Vasilios Kalenteridis, Haroula Pournara, Ilias Pappas, Dimitrios Soudris, Antonios Thanailakis, Spiridon Nikolaidis, Stilianos Siskos:
A Novel FPGA Architecture and an Integrated Framework of CAD Tools for Implementing Applications. IEICE Trans. Inf. Syst. 88-D(7): 1369-1380 (2005) - [j1]Vasilios Kalenteridis, Haroula Pournara, Kostas Siozios, Konstantinos Tatas, Nikolaos Vassiliadis, Ilias Pappas, George Koutroumpezis, Spiridon Nikolaidis, Stilianos Siskos, D. J. Soudris:
A complete platform and toolset for system implementation on fine-grain reconfigurable hardware. Microprocess. Microsystems 29(6): 247-259 (2005) - [c9]Dimitrios Soudris, Spiridon Nikolaidis, Stilianos Siskos, Konstantinos Tatas, Kostas Siozios, George Koutroumpezis, Nikolaos Vassiliadis, Vasilios Kalenteridis, Haroula Pournara, Ilias Pappas, Adonios Thanailakis:
AMDREL: a novel low-energy FPGA architecture and supporting CAD tool design flow. ASP-DAC 2005: 3-4 - [c8]Kostas Siozios, Konstantinos Tatas, George Koutroumpezis, D. J. Soudris, Adonios Thanailakis:
An Integrated Framework for Architecture Level Exploration of Reconfigurable Platform. FPL 2005: 658-661 - [c7]Kostas Siozios, Dimitrios Soudris, Adonios Thanailakis:
A Low-Energy FPGA: Architecture Design and Software-Supported Design Flow. FPL 2005: 707-708 - [c6]Kostas Siozios, George Koutroumpezis, Konstantinos Tatas, Dimitrios Soudris, Adonios Thanailakis:
DAGGER: A Novel Generic Methodology for FPGA Bitstream Generation and Its Software Tool Implementation. IPDPS 2005 - 2004
- [c5]Kostas Siozios, George Koutroumpezis, Konstantinos Tatas, Dimitrios Soudris, Adonios Thanailakis:
A Novel FPGA Configuration Bitstream Generation Algorithm and Tool Development. FPL 2004: 1116-1118 - [c4]Vasilios Kalenteridis, Haroula Pournara, Kostas Siozios, Konstantinos Tatas, George Koutroumpezis, Ilias Pappas, Spiridon Nikolaidis, Stilianos Siskos, D. J. Soudris, Adonios Thanailakis:
An Integrated FPGA Design Framework: Custom Designed FPGA Platform and Application Mapping Toolset Development. IPDPS 2004 - 2003
- [c3]Konstantinos Tatas, Kostas Siozios, Dimitrios Soudris, Adonios Thanailakis:
Power-Efficient Implementations of Multimedia Applications on Reconfigurable Platforms. FPL 2003: 1032-1035 - [c2]Konstantinos Tatas, Kostas Siozios, Dimitrios Soudris, Adonios Thanailakis, Kostas Masselos, Konstantinos Potamianos, Spyros Blionas:
Power Optimization Methdology for Multimedia Applications Implementation on Reconfigurable Platforms. PATMOS 2003: 430-439 - [c1]Konstantinos Tatas, Kostas Siozios, Nikolaos Vassiliadis, D. J. Soudris, Spiridon Nikolaidis, Stilianos Siskos, Adonios Thanailakis:
FPGA Architecture Design and Toolset for Logic Implementation. PATMOS 2003: 607-616
Coauthor Index
aka: D. J. Soudris
aka: Antonios Thanailakis
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from , , and to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-08-22 19:43 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint