default search action
Irem Boybat
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2020 – today
- 2024
- [c23]Elena Ferro
, Athanasios Vasilopoulos, Corey Lammie, Manuel Le Gallo, Luca Benini, Irem Boybat, Abu Sebastian:
A Precision-Optimized Fixed-Point Near-Memory Digital Processing Unit for Analog In-Memory Computing. ISCAS 2024: 1-5 - [i19]Corey Lammie, Flavio Ponzina, Yuxuan Wang, Joshua Klein, Marina Zapater, Irem Boybat, Abu Sebastian, Giovanni Ansaloni, David Atienza:
LionHeart: A Layer-based Mapping Framework for Heterogeneous Systems with Analog In-Memory Computing Tiles. CoRR abs/2401.09420 (2024) - [i18]Elena Ferro, Athanasios Vasilopoulos, Corey Lammie, Manuel Le Gallo, Luca Benini, Irem Boybat, Abu Sebastian:
A Precision-Optimized Fixed-Point Near-Memory Digital Processing Unit for Analog In-Memory Computing. CoRR abs/2402.07549 (2024) - 2023
- [j8]Joshua Klein
ALPINE: Analog In-Memory Acceleration With Tight Processor Integration for Deep Learning. IEEE Trans. Computers 72(7): 1985-1998 (2023) - [j7]Shubham Jain
A Heterogeneous and Programmable Compute-In-Memory Accelerator Architecture for Analog-AI Using Dense 2-D Mesh. IEEE Trans. Very Large Scale Integr. Syst. 31(1): 114-127 (2023) - [j6]Sergi Abadal, Robert Guirado, Hamidreza Taghvaee
Graphene-Based Wireless Agile Interconnects for Massive Heterogeneous Multi-Chip Processors. IEEE Wirel. Commun. 30(4): 162-169 (2023) - [c22]Nazareno Bruschi, Giuseppe Tagliavini, Angelo Garofalo, Francesco Conti, Irem Boybat, Luca Benini, Davide Rossi:
End-to-End DNN Inference on a Massively Parallel Analog In Memory Computing Architecture. DATE 2023: 1-6 - [c21]Hadjer Benmeziane
AnalogNAS: A Neural Network Design Framework for Accurate Inference with Analog In-Memory Computing. EDGE 2023: 233-244 - [c20]Martin M. Frank, Ning Li, Malte J. Rasch, Shubham Jain, Ching-Tzu Chen, Ramachandran Muralidhar, Jin-Ping Han, Vijay Narayanan
Impact of Phase-Change Memory Drift on Energy Efficiency and Accuracy of Analog Compute-in-Memory Deep Learning Inference (Invited). IRPS 2023: 1-10 - [c19]Hsinyu Tsai, Pritish Narayanan, Shubham Jain, Stefano Ambrogio, Kohji Hosokawa
Architectures and Circuits for Analog-memory-based Hardware Accelerators for Deep Neural Networks (Invited). ISCAS 2023: 1-5 - [i17]Hadjer Benmeziane, Corey Lammie, Irem Boybat, Malte J. Rasch, Manuel Le Gallo, Hsinyu Tsai, Ramachandran Muralidhar, Smaïl Niar, Hamza Ouarnoughi, Vijay Narayanan, Abu Sebastian, Kaoutar El Maghraoui:
AnalogNAS: A Neural Network Design Framework for Accurate Inference with Analog In-Memory Computing. CoRR abs/2305.10459 (2023) - 2022
- [j5]Angelo Garofalo
A Heterogeneous In-Memory Computing Cluster for Flexible End-to-End Inference of Real-World Deep Neural Networks. IEEE J. Emerg. Sel. Topics Circuits Syst. 12(2): 422-435 (2022) - [j4]Chuteng Zhou
ML-HW Co-Design of Noise-Robust TinyML Models and Always-On Analog Compute-in-Memory Edge Accelerator. IEEE Micro 42(6): 76-87 (2022) - [j3]Manuel Le Gallo
Precision of bit slicing with in-memory computing based on analog phase-change memory crossbars. Neuromorph. Comput. Eng. 2(1): 14009 (2022) - [c18]Nazareno Bruschi, Giuseppe Tagliavini, Francesco Conti, Sergi Abadal, Albert Cabellos-Aparicio, Eduard Alarcón, Geethan Karunaratne, Irem Boybat, Luca Benini, Davide Rossi:
Scale up your In-Memory Accelerator: Leveraging Wireless-on-Chip Communication for AIMC-based CNN Inference. AICAS 2022: 170-173 - [i16]Angelo Garofalo, Gianmarco Ottavi, Francesco Conti, Geethan Karunaratne, Irem Boybat, Luca Benini, Davide Rossi:
A Heterogeneous In-Memory Computing Cluster For Flexible End-to-End Inference of Real-World Deep Neural Networks. CoRR abs/2201.01089 (2022) - [i15]Joshua Klein, Irem Boybat, Yasir Mahmood Qureshi, Martino Dazzi, Alexandre Levisse, Giovanni Ansaloni, Marina Zapater, Abu Sebastian, David Atienza:
ALPINE: Analog In-Memory Acceleration with Tight Processor Integration for Deep Learning. CoRR abs/2205.10042 (2022) - [i14]Nazareno Bruschi, Giuseppe Tagliavini, Francesco Conti, Sergi Abadal, Albert Cabellos-Aparicio, Eduard Alarcón, Geethan Karunaratne, Irem Boybat, Luca Benini, Davide Rossi:
Scale up your In-Memory Accelerator: Leveraging Wireless-on-Chip Communication for AIMC-based CNN Inference. CoRR abs/2206.04796 (2022) - [i13]Dominique J. Kösters, Bryan A. Kortman, Irem Boybat, Elena Ferro, Sagar Dolas, Roberto de Austri, Johan Kwisthout, Hans Hilgenkamp, Theo Rasing, Heike Riel, Abu Sebastian, Sascha Caron, Johan H. Mentink:
Benchmarking energy consumption and latency for neuromorphic computing in condensed matter and particle physics. CoRR abs/2209.10481 (2022) - [i12]Nazareno Bruschi, Giuseppe Tagliavini, Angelo Garofalo, Francesco Conti, Irem Boybat, Luca Benini, Davide Rossi:
End-to-End DNN Inference on a Massively Parallel Analog In Memory Computing Architecture. CoRR abs/2211.12877 (2022) - 2021
- [c17]Gianmarco Ottavi, Geethan Karunaratne, Francesco Conti, Irem Boybat, Luca Benini, Davide Rossi:
End-to-end 100-TOPS/W Inference With Analog In-Memory Computing: Are We There Yet? AICAS 2021: 1-4 - [c16]Joshua Klein, Alexandre Levisse, Giovanni Ansaloni, David Atienza, Marina Zapater, Martino Dazzi, Geethan Karunaratne, Irem Boybat, Abu Sebastian
Architecting more than Moore: wireless plasticity for massive heterogeneous computer architectures (WiPLASH). CF 2021: 191-193 - [c15]Robert L. Bruce, Syed Ghazi Sarwat
Mushroom-Type phase change memory with projection liner: An array-level demonstration of conductance drift and noise mitigation. IRPS 2021: 1-6 - [c14]Michele Martemucci
Accurate Weight Mapping in a Multi-Memristive Synaptic Unit. ISCAS 2021: 1-5 - [i11]Gianmarco Ottavi, Geethan Karunaratne, Francesco Conti, Irem Boybat, Luca Benini, Davide Rossi:
End-to-end 100-TOPS/W Inference With Analog In-Memory Computing: Are We There Yet? CoRR abs/2109.01404 (2021) - [i10]Chuteng Zhou, Fernando García-Redondo, Julian Büchel, Irem Boybat, Xavier Timoneda Comas, S. R. Nandakumar, Shidhartha Das, Abu Sebastian, Manuel Le Gallo, Paul N. Whatmough:
AnalogNets: ML-HW Co-Design of Noise-robust TinyML Models and Always-On Analog Compute-in-Memory Accelerator. CoRR abs/2111.06503 (2021) - 2020
- [c13]Vinay Joshi, Geethan Karunaratne, Manuel Le Gallo, Irem Boybat, Christophe Piveteau
ESSOP: Efficient and Scalable Stochastic Outer Product Architecture for Deep Learning. ISCAS 2020: 1-5 - [c12]Anastasios Petropoulos, Irem Boybat, Manuel Le Gallo, Evangelos Eleftheriou, Abu Sebastian, Theodore Antonakopoulos:
Accurate Emulation of Memristive Crossbar Arrays for In-Memory Computing. ISCAS 2020: 1-5 - [i9]S. R. Nandakumar, Manuel Le Gallo, Christophe Piveteau, Vinay Joshi, Giovanni Mariani, Irem Boybat, Geethan Karunaratne, Riduan Khaddam-Aljameh, Urs Egger, Anastasios Petropoulos, Theodore Antonakopoulos, Bipin Rajendran, Abu Sebastian, Evangelos Eleftheriou:
Mixed-precision deep learning based on computational memory. CoRR abs/2001.11773 (2020) - [i8]Vinay Joshi
ESSOP: Efficient and Scalable Stochastic Outer Product Architecture for Deep Learning. CoRR abs/2003.11256 (2020) - [i7]Anastasios Petropoulos, Irem Boybat, Manuel Le Gallo, Evangelos Eleftheriou, Abu Sebastian, Theodore Antonakopoulos:
Accurate Emulation of Memristive Crossbar Arrays for In-Memory Computing. CoRR abs/2004.03073 (2020) - [i6]Sergi Abadal, Robert Guirado
Graphene-based Wireless Agile Interconnects for Massive Heterogeneous Multi-chip Processors. CoRR abs/2011.04107 (2020)
2010 – 2019
- 2019
- [j2]Evangelos Eleftheriou, Manuel Le Gallo, S. R. Nandakumar, Christophe Piveteau
Deep learning acceleration based on in-memory computing. IBM J. Res. Dev. 63(6): 7:1-7:16 (2019) - [c11]S. R. Nandakumar, Irem Boybat, Vinay Joshi
Phase-Change Memory Models for Deep Learning Training and Inference. ICECS 2019: 727-730 - [c10]Irem Boybat, Cecilia Giovinazzo, Elmira Shahrabi, Igor Krawczuk, Iason Giannopoulos, Christophe Piveteau
Multi-ReRAM Synapses for Artificial Neural Network Training. ISCAS 2019: 1-5 - [c9]Abu Sebastian
Computational memory-based inference and training of deep neural networks. VLSI Circuits 2019: 168- - [i5]S. R. Nandakumar, Irem Boybat, Manuel Le Gallo, Evangelos Eleftheriou, Abu Sebastian, Bipin Rajendran:
Supervised Learning in Spiking Neural Networks with Phase-Change Memory Synapses. CoRR abs/1905.11929 (2019) - [i4]Vinay Joshi, Manuel Le Gallo, Irem Boybat, Simon Haefeli, Christophe Piveteau, Martino Dazzi, Bipin Rajendran, Abu Sebastian, Evangelos Eleftheriou:
Accurate deep neural network inference using computational phase-change memory. CoRR abs/1906.03138 (2019) - 2018
- [j1]Stefano Ambrogio, Pritish Narayanan, Hsinyu Tsai, Robert M. Shelby, Irem Boybat, Carmelo di Nolfo, Severin Sidler, Massimo Giordano, Martina Bodini, Nathan C. P. Farinha, Benjamin Killeen
Equivalent-accuracy accelerated neural-network training using analogue memory. Nat. 558(7708): 60-67 (2018) - [c8]S. R. Nandakumar, Manuel Le Gallo
Mixed-precision architecture based on computational memory for training deep neural networks. ISCAS 2018: 1-5 - [c7]Irem Boybat, S. R. Nandakumar, Manuel Le Gallo
Impact of conductance drift on multi-PCM synaptic architectures. NVMTS 2018: 1-4 - 2017
- [c6]Irem Boybat
Improved Deep Neural Network Hardware-Accelerators Based on Non-Volatile-Memory: The Local Gains Technique. ICRC 2017: 1-8 - [c5]Timoleon Moraitis
Fatiguing STDP: Learning from spike-timing codes in the presence of rate codes. IJCNN 2017: 1823-1830 - [c4]Irem Boybat
An efficient synaptic architecture for artificial neural networks. NVMTS 2017: 1-4 - [i3]Timoleon Moraitis, Abu Sebastian, Irem Boybat, Manuel Le Gallo, Tomas Tuma, Evangelos Eleftheriou:
Fatiguing STDP: Learning from Spike-Timing Codes in the Presence of Rate Codes. CoRR abs/1706.05563 (2017) - [i2]Irem Boybat, Manuel Le Gallo, S. R. Nandakumar, Timoleon Moraitis, Thomas P. Parnell, Tomas Tuma, Bipin Rajendran, Yusuf Leblebici, Abu Sebastian, Evangelos Eleftheriou:
Neuromorphic computing with multi-memristive synapses. CoRR abs/1711.06507 (2017) - [i1]S. R. Nandakumar, Manuel Le Gallo, Irem Boybat, Bipin Rajendran, Abu Sebastian, Evangelos Eleftheriou:
Mixed-precision training of deep neural networks using computational memory. CoRR abs/1712.01192 (2017) - 2016
- [c3]Severin Sidler
Large-scale neural networks implemented with Non-Volatile Memory as the synaptic weight element: Impact of conductance response. ESSDERC 2016: 440-443 - 2015
- [c2]Robert M. Shelby, Geoffrey W. Burr, Irem Boybat
Non-volatile memory as hardware synapse in neuromorphic computing: A first look at reliability issues. IRPS 2015: 6 - 2013
- [c1]Abdulkadir Akin, Ipek Baz, Baris Atakan, Irem Boybat
A hardware-oriented dynamically adaptive disparity estimation algorithm and its real-time hardware. ACM Great Lakes Symposium on VLSI 2013: 155-160
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-10-07 21:13 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: