Skip to content

Source/Sink for ADC/DAC interface #5

@ujinijoshi

Description

@ujinijoshi

Hi,
We have a small data rate ADC and DACs upto 4MSPS which are interfaced with ZYNQ using LVDS channels.
We created the IP which produces ADC Samples over axi-stream interface. Can we use this frame work for data copy from PS to PL and PL to PS? Or its only designed for some computation acceleration blocks to pass data from Pothos framework running in ZYNQ PS.

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions