Skip to content
View arindas's full-sized avatar
:octocat:
Focusing
:octocat:
Focusing

Organizations

@solidstatedb

Block or report arindas

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Stars

silicon

10 repositories

GPGPU microprocessor architecture

C 2,184 369 Updated Nov 8, 2024

A web-based IDE for https://nand2tetris.org

TypeScript 208 59 Updated Feb 27, 2026

Modular hardware build system

Python 1,137 124 Updated Apr 1, 2026

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog 12,074 1,106 Updated Aug 18, 2024

Open-source high-performance RISC-V processor

Scala 6,951 886 Updated Apr 1, 2026

OpenXuantie - OpenC910 Core

Verilog 1,418 378 Updated Jun 28, 2024

A minimal tensor processing unit (TPU), inspired by Google's TPU V2 and V1

Verilog 1,224 97 Updated Mar 23, 2026

RTL logic synthesis

C++ 129 5 Updated Mar 31, 2026

Yosys Open SYnthesis Suite

C++ 4,379 1,057 Updated Apr 1, 2026