Skip to content
View vityaman's full-sized avatar
😊
😊

Organizations

@vityaman-edu @secs-dev

Block or report vityaman

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Stars

FPGA

10 repositories

PicoRV32 - A Size-Optimized RISC-V CPU

Verilog 4,147 946 Updated Jun 27, 2024

SonicBOOM: The Berkeley Out-of-Order Machine

Scala 2,161 504 Updated Mar 11, 2026

Open-source high-performance RISC-V processor

Scala 7,018 904 Updated May 16, 2026

Verilator open-source SystemVerilog simulator and lint system

SystemVerilog 3,618 814 Updated May 15, 2026

Chisel: A Modern Hardware Design Language

Scala 4,660 651 Updated May 16, 2026

An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

Scala 2,257 858 Updated Apr 29, 2026

Circuit IR Compilers and Tools

C++ 2,122 467 Updated May 16, 2026

The official repository for the gem5 computer-system architecture simulator.

C++ 2,605 1,830 Updated May 15, 2026
Scala 4 Updated Mar 6, 2026

Открытое RISC-V процессорное ядро MIRISCV для образовательных целей

Assembly 30 14 Updated Dec 5, 2024