Skip to content
#

pcie

Here are 8 public repositories matching this topic...

The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With standard PIPE interface for vendor SerDes. Portable, unencrypted, free SVerilog with best-in-class VIP, Slot and M.2 cards for GateMate, the project opens PCIE connectivity to FPGAs, ASICs, I/O, acceleration, AI, ...

  • Updated Oct 10, 2025
  • C++

Improve this page

Add a description, image, and links to the pcie topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the pcie topic, visit your repo's landing page and select "manage topics."

Learn more