Skip to content
View nidiya's full-sized avatar

Block or report nidiya

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

二合一焊台 Two-in-One Welding Station

C 18 7 Updated Mar 11, 2026

GUI layout designer for Dear ImGui

C++ 912 78 Updated Aug 1, 2023

Verilog implementation of a RISC-V core

Verilog 140 20 Updated Oct 11, 2018

A curated list of awesome resources for Electronic Engineers and hobbyists

7,802 509 Updated Jan 5, 2026

C/C++ PID Controller library for ARM Cortex M (STM32)

C++ 234 52 Updated Jul 25, 2023

32-bit 5-stage pipelined RISC-V processor in SystemVerilog

SystemVerilog 37 5 Updated Oct 29, 2023

USB-C PD 3.1 EPR programmable sink — 3.3–48 V, 240 W, 20-bit measurement, SCPI automation, color display. Open-source STM32G4 firmware.

C 4 Updated Jun 13, 2026

RISC-V Torture Test

Scala 217 51 Updated Jul 11, 2024

Verilog code for DMA 8327 with PCI arbitrer, associated with a GUI using Qt and we uploaded it on an FPGA; communicating with CPU through UART (USB-TTL).

Verilog 7 Updated Jun 16, 2020

Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator

SystemVerilog 13 Updated Aug 26, 2023

DMA Hardware Description with Verilog

Verilog 20 7 Updated Dec 20, 2019

System Verilog based RTL design of DMA controller for 8086 microprocessor based systems.

SystemVerilog 30 4 Updated Mar 30, 2020

Implemented JTAG (Joint Test Action Group) architecture according to IEEE standard 1149.1 in Verilog using Xilinx Vivado. Performed different JTAG instructions like BYPASS, SAMPLE/PRELOAD, EXTEST a…

Verilog 5 Updated Apr 3, 2024

A template for establishing a JTAG connection between the MCU and FPGA chip on the Arduino MKR Vidor 4000

C 24 3 Updated Jun 8, 2026

A qtpy dynamic UI loader and connection manager.

Python 2 Updated Jun 11, 2026

Low-cost logic analyzer using ESP32 for fast digital signal debugging

C++ 22 4 Updated Apr 1, 2026

CodeForge 是一款轻量级、高性能的桌面代码执行器,专为开发者、学生和编程爱好者设计。AI驱动功能强大的IDE。

Vue 117 14 Updated Jun 14, 2026

Embedded Universal DSL: a good DSL for us, by us

Python 75 11 Updated Jun 14, 2026

Declarative data extraction engine

Go 6,011 323 Updated Jun 13, 2026

Golden Dynamic Systems Language, a general platform for producing languages.

C++ 27 3 Updated Jun 13, 2026

A graph implementation in Rust.

Rust 34 1 Updated Oct 6, 2025

Generic Decoder Specification Language Toolkit

Java 34 8 Updated Mar 29, 2019

An experimental Python-to-C transpiler and domain specific language for embedded high-performance computing

Python 655 34 Updated May 19, 2022

梦丘语言核心编译器 + VM

C 1 Updated May 3, 2026

Program your microcontrollers in a fast and robust high-level language.

Toit 1,346 91 Updated Jun 13, 2026

A compiler of Emfrp, an FRP language for small embedded systems.

Ruby 34 5 Updated Mar 7, 2021

SystemVerilog parser library fully compliant with IEEE 1800-2017

Rust 475 65 Updated Jun 10, 2026

SystemVerilog linter

Rust 386 45 Updated Nov 6, 2025

Winners of the International Obfuscated C Code Contest

HTML 1,313 95 Updated Jun 14, 2026

🔥🔥🔥 Innovative Content Management System. QQ交流群: 960062283

PHP 128 19 Updated Jun 10, 2026
Next