Linkswitch-Tn: Family
Linkswitch-Tn: Family
LinkSwitch-TN Family
Lowest Component Count, Energy Efficient
Off-Line Switcher IC
Product Highlights
Cost Effective Linear/Cap Dropper Replacement
• Lowest cost and component count buck converter solution
• Fully integrated auto-restart for short-circuit and open FB BP
BYPASS DRAIN
(BP) (D)
REGULATOR
5.8 V
BYPASS PIN
UNDER-VOLTAGE
+
5.8 V -
4.85 V CURRENT LIMIT
6.3 V COMPARATOR
- VI
LIMIT
JITTER
CLOCK
DCMAX
THERMAL
SHUTDOWN
OSCILLATOR
FEEDBACK
1.65 V -VT
(FB)
S Q
R Q
LEADING
EDGE
BLANKING
SOURCE
(S)
PI-3904-020805
BYPASS DRAIN
(BP) (D)
REGULATOR
5.8 V
FAULT
PRESENT
AUTO-
RESTART BYPASS PIN
COUNTER UNDER-VOLTAGE
+
CLOCK
5.8 V -
RESET 4.85 V
CURRENT LIMIT
6.3 V COMPARATOR
- VI
LIMIT
JITTER
CLOCK
DCMAX
THERMAL
SHUTDOWN
OSCILLATOR
FEEDBACK
1.65 V -VT
(FB)
S Q
R Q
LEADING
EDGE
BLANKING
SOURCE
(S)
PI-2367-021105
2
G
3/05
LNK302/304-306
G
3/05 3
LNK302/304-306
PI-3660-081303
control such as rice cookers, dishwashers or other white goods.
500
This circuit may also be applicable to other applications such
VDRAIN
400
as night-lights, LED drivers, electricity meters, and residential
heating controllers, where a non-isolated supply is acceptable.
300
The input stage comprises fusible resistor RF1, diodes D3 and
200 D4, capacitors C4 and C5, and inductor L2. Resistor RF1 is
a flame proof, fusible, wire wound resistor. It accomplishes
100
several functions: a) Inrush current limitation to safe levels for
0 rectifiers D3 and D4; b) Differential mode noise attenuation;
68 kHz c) Input fuse should any other component fail short-circuit
64 kHz (component fails safely open-circuit without emitting smoke,
fire or incandescent material).
0 20
The power processing stage is formed by the LinkSwitch-TN,
Time (µs)
freewheeling diode D1, output choke L1, and the output
Figure 4. Frequency Jitter. capacitor C2. The LNK304 was selected such that the power
supply operates in the mostly discontinuous-mode (MDCM).
power MOSFET is turned off for the remainder of that cycle. Diode D1 is an ultra-fast diode with a reverse recovery time (trr)
The leading edge blanking circuit inhibits the current limit of approximately 75 ns, acceptable for MDCM operation. For
comparator for a short time (tLEB) after the power MOSFET continuous conduction mode (CCM) designs, a diode with a trr of
is turned on. This leading edge blanking time has been set so ≤35 ns is recommended. Inductor L1 is a standard off-the- shelf
that current spikes caused by capacitance and rectifier reverse inductor with appropriate RMS current rating (and acceptable
recovery time will not cause premature termination of the temperature rise). Capacitor C2 is the output filter capacitor;
switching pulse. its primary function is to limit the output voltage ripple. The
output voltage ripple is a stronger function of the ESR of the
Auto-Restart (LNK304-306 only) output capacitor than the value of the capacitor itself.
In the event of a fault condition such as output overload, output
short, or an open loop condition, LinkSwitch-TN enters into auto- To a first order, the forward voltage drops of D1 and D2 are
restart operation. An internal counter clocked by the oscillator identical. Therefore, the voltage across C3 tracks the output
gets reset every time the FB pin is pulled high. If the FB pin voltage. The voltage developed across C3 is sensed and regulated
is not pulled high for 50 ms, the power MOSFET switching is via the resistor divider R1 and R3 connected to U1ʼs FB pin.
disabled for 800 ms. The auto-restart alternately enables and The values of R1 and R3 are selected such that, at the desired
disables the switching of the power MOSFET until the fault output voltage, the voltage at the FB pin is 1.65 V.
condition is removed.
Regulation is maintained by skipping switching cycles. As the
Applications Example output voltage rises, the current into the FB pin will rise. If
this exceeds IFB then subsequent cycles will be skipped until the
A 1.44 W Universal Input Buck Converter current reduces below IFB. Thus, as the output load is reduced,
The circuit shown in Figure 5 is a typical implementation of a more cycles will be skipped and if the load increases, fewer
R1
13.0 kΩ
1%
R3 C3
RF1 2.05 kΩ 10 µF
8.2 Ω L2 D2
C1 1% 35 V 1N4005GP
2W 1 mH FB BP
100 nF 12 V,
D S L1 120 mA
D3 1 mH
1N4007 LinkSwitch-TN C2
85-265 C4 C5 280 mA R4
VAC 4.7 µF 4.7 µF LNK304 D1 100 µF 3.3 kΩ
D4 400 V 400 V UF4005 16 V
1N4007
RTN
PI-3757-112103
Figure 5. Universal Input, 12 V, 120 mA Constant Voltage Power Supply Using LinkSwitch-TN.
4
G
3/05
LNK302/304-306
LinkSwitch-TN
RF1 D1 L2
D FB
D2
R1
BP +
C1
AC C4 C5 S S R3 C3 L1
INPUT DC
OUTPUT
S S C2
D4 D1
Figure 6. Recommended Printed Circuit Layout for LinkSwitch-TN in a Buck Converter Configuration.
cycles are skipped. To provide overload protection if no cycles LinkSwitch-TN Selection and Selection Between
are skipped during a 50 ms period, LinkSwitch-TN will enter MDCM and CCM Operation
auto-restart (LNK304-306), limiting the average output power
to approximately 6% of the maximum overload power. Due to Select the LinkSwitch-TN device, freewheeling diode and output
tracking errors between the output voltage and the voltage across inductor that gives the lowest overall cost. In general, MDCM
C3 at light load or no load, a small pre-load may be required provides the lowest cost and highest efficiency converter. CCM
(R4). For the design in Figure 5, if regulation to zero load is designs require a larger inductor and ultra-fast (trr ≤35 ns)
required, then this value should be reduced to 2.4 kΩ. freewheeling diode in all cases. It is lower cost to use a larger
LinkSwitch-TN in MDCM than a smaller LinkSwitch-TN in CCM
Key Application Considerations because of the additional external component costs of a CCM
design. However, if the highest output current is required, CCM
LinkSwitch-TN Design Considerations should be employed following the guidelines below.
PI-3751-121003
BP FB
1. Output referenced to input
2. Negative output (VO) with respect to +VIN
S D
PI-3753-111903 3. Step down – VO < VIN
Low-Side 4. Optocoupler feedback
+ - Accuracy only limited by reference
Buck – IO
Constant choice
LinkSwitch-TN
Current LED VIN VF +
- Low cost non-safety rated opto
Driver - No pre-load required
- Ideal for driving LEDs
BP FB
S D
VF PI-3754-112103
R=
IO
High-Side
Buck Boost –
Direct
Feedback FB BP
+ D S
LinkSwitch-TN 1. Output referenced to input
VIN VO
2. Negative output (VO) with respect to +VIN
+
PI-3779-120803
6
G
3/05
LNK302/304-306
leading edge current spikes, terminating the switching cycle Feedback Capacitor C3
prematurely and preventing full power delivery. Capacitor C3 can be a low cost general purpose capacitor. It
provides a “sample and hold” function, charging to the output
Fast and slow diodes should never be used as the large reverse voltage during the off time of LinkSwitch-TN. Its value should
recovery currents can cause excessive power dissipation in the be 10 µF to 22 µF; smaller values cause poorer regulation at
diode and/or exceed the maximum drain current specification light load conditions.
of LinkSwitch-TN.
Pre-load Resistor R4
Feedback Diode D2 In high-side, direct feedback designs where the minimum load
Diode D2 can be a low-cost slow diode such as the 1N400X is <3 mA, a pre-load resistor is required to maintain output
series, however it should be specified as a glass passivated type regulation. This ensures sufficient inductor energy to pull the
to guarantee a specified reverse recovery time. To a first order, inductor side of the feedback capacitor C3 to input return via
the forward drops of D1 and D2 should match. D2. The value of R4 should be selected to give a minimum
output load of 3 mA.
Inductor L1
Choose any standard off-the-shelf inductor that meets the In designs with an optocoupler the Zener or reference bias
design requirements. A “drum” or “dog bone” “I” core inductor current provides a 1 mA to 2 mA minimum load, preventing
is recommended with a single ferrite element due to to its “pulse bunching” and increased output ripple at zero load.
low cost and very low audible noise properties. The typical
inductance value and RMS current rating can be obtained from LinkSwitch-TN Layout Considerations
the LinkSwitch-TN design spreadsheet available within the
PI Expert design suite from Power Integrations. Choose L1 In the buck or buck-boost converter configuration, since the
greater than or equal to the typical calculated inductance with SOURCE pins in LinkSwitch-TN are switching nodes, the copper
RMS current rating greater than or equal to calculated RMS area connected to SOURCE should be minimized to minimize
inductor current. EMI within the thermal constraints of the design.
Capacitor C2 In the boost configuration, since the SOURCE pins are tied
The primary function of capacitor C2 is to smooth the inductor to DC return, the copper area connected to SOURCE can be
current. The actual output ripple voltage is a function of this maximized to improve heatsinking.
capacitorʼs ESR. To a first order, the ESR of this capacitor
should not exceed the rated ripple voltage divided by the typical The loop formed between the LinkSwitch-TN, inductor (L1),
current limit of the chosen LinkSwitch-TN. freewheeling diode (D1), and output capacitor (C2) should
be kept as small as possible. The BYPASS pin capacitor
Feedback Resistors R1 and R3 C1 (Figure 6) should be located physically close to the
The values of the resistors in the resistor divider formed by SOURCE (S) and BYPASS (BP) pins. To minimize direct
R1 and R3 are selected to maintain 1.65 V at the FB pin. It is coupling from switching nodes, the LinkSwitch-TN should be
recommended that R3 be chosen as a standard 1% resistor of placed away from AC input lines. It may be advantageous to
2 kΩ. This ensures good noise immunity by biasing the feedback place capacitors C4 and C5 in-between LinkSwitch-TN and the
network with a current of approximately 0.8 mA. AC input. The second rectifier diode D4 is optional, but may
G
3/05 7
LNK302/304-306
be included for better EMI performance and higher line surge worst-case conditions of highest line voltage, maximum
withstand capability. overload (just prior to auto-restart) and highest ambient
temperature.
Quick Design Checklist 4) Thermal check – at maximum output power, minimum
input voltage and maximum ambient temperature, verify
As with any power supply design, all LinkSwitch-TN designs that the LinkSwitch-TN SOURCE pin temperature is
should be verified for proper functionality on the bench. The 100 °C or below. This figure ensures adequate margin due
following minimum tests are recommended: to variations in RDS(ON) from part to part. A battery powered
thermocouple meter is recommended to make measurements
1) Adequate DC rail voltage – check that the minimum DC when the SOURCE pins are a switching node. Alternatively,
input voltage does not fall below 70 VDC at maximum load, the ambient temperature may be raised to indicate margin
minimum input voltage. to thermal shutdown.
2) Correct Diode Selection – UF400x series diodes are
recommended only for designs that operate in MDCM at In a LinkSwitch-TN design using a buck or buck boost converter
an ambient of 70 °C or below. For designs operating in topology, the SOURCE pin is a switching node. Oscilloscope
continuous conduction mode (CCM) and/or higher ambients, measurements should therefore be made with probe grounded
then a diode with a reverse recovery time of 35 ns or better, to a DC voltage, such as primary return or DC input rail, and
such as the BYV26C, is recommended. not to the SOURCE pins. The power supply input must always
3) Maximum drain current – verify that the peak drain current be supplied from an isolated source (e.g. via an isolation
is below the data sheet peak drain specification under transformer).
8
G
3/05
LNK302/304-306
THERMAL IMPEDANCE
Thermal Impedance: P or G Package: Notes:
(θJA) ........................... 70 °C/W(2); 60 °C/W(3) 1. Measured on pin 2 (SOURCE) close to plastic interface.
(θJC)(1) ............................................... 11 °C/W 2. Soldered to 0.36 sq. in. (232 mm2), 2 oz. (610 g/m2) copper clad.
3. Soldered to 1 sq. in. (645 mm2), 2 oz. (610 g/m2) copper clad.
Conditions
Parameter Symbol SOURCE = 0 V; TJ = -40 to 125 °C Min Typ Max Units
See Figure 7
(Unless Otherwise Specified)
CONTROL FUNCTIONS
Output Average 62 66 70
fOSC TJ = 25 °C kHz
Frequency Peak-Peak Jitter 4
Maximum Duty
DCMAX S2 Open 66 69 72 %
Cycle
FEEDBACK Pin
Turnoff Threshold IFB TJ = 25 °C 30 49 68 µA
Current
FEEDBACK Pin
Voltage at Turnoff VFB 1.54 1.65 1.76 V
Threshold
VFB ≥2 V
IS1 (MOSFET Not Switching) 160 220 µA
See Note A
DRAIN Supply FEEDBACK LNK302/304 200 260
Current Open
IS2 (MOSFET LNK305 220 280 µA
Switching)
See Notes A, B LNK306 250 310
G
3/05 9
LNK302/304-306
Conditions
Parameter Symbol SOURCE = 0 V; TJ = -40 to 125 °C Min Typ Max Units
See Figure 7
(Unless Otherwise Specified)
CONTROL FUNCTIONS (cont.)
VBP = 0 V LNK302/304 -5.5 -3.3 -1.8
ICH1
TJ = 25 °C LNK305/306 -7.5 -4.6 -2.5
BYPASS Pin
mA
Charge Current VBP = 4 V LNK302/304 -3.8 -2.3 -1.0
ICH2
TJ = 25 °C LNK305/306 -4.5 -3.3 -1.5
BYPASS Pin
VBP 5.55 5.8 6.10 V
Voltage
BYPASS Pin
VBPH 0.8 0.95 1.2 V
Voltage Hysteresis
BYPASS Pin
IBPSC See Note D 68 µA
Supply Current
CIRCUIT PROTECTION
di/dt = 55 mA/µs
126 136 146
TJ = 25 °C
LNK302
di/dt = 250 mA/µs
145 165 185
TJ = 25 °C
di/dt = 65 mA/µs
240 257 275
TJ = 25 °C
LNK304
di/dt = 415 mA/µs
271 308 345
ILIMIT (See TJ = 25 °C
Current Limit Note E)
mA
di/dt = 75 mA/µs
350 375 401
TJ = 25 °C
LNK305
di/dt = 500 mA/µs
396 450 504
TJ = 25 °C
di/dt = 95 mA/µs
450 482 515
TJ = 25 °C
LNK306
di/dt = 610 mA/µs
508 578 647
TJ = 25 °C
10
G
3/05
LNK302/304-306
Conditions
Parameter Symbol SOURCE = 0 V; TJ = -40 to 125 °C Min Typ Max Units
See Figure 7
(Unless Otherwise Specified)
CIRCUIT PROTECTION (cont.)
Leading Edge TJ = 25 °C
tLEB 170 215 ns
Blanking Time See Note F
Thermal Shutdown
TSD 135 142 150 °C
Temperature
Thermal Shutdown
TSHD See Note G 75 °C
Hysteresis
OUTPUT
LNK302 TJ = 25 °C 48 55.2
ID = 13 mA TJ = 100 °C 76 88.4
LNK304 TJ = 25 °C 24 27.6
ON-State ID = 25 mA TJ = 100 °C 38 44.2
RDS(ON) Ω
Resistance LNK305 TJ = 25 °C 12 13.8
ID = 35 mA TJ = 100 °C 19 22.1
LNK306 TJ = 25 °C 7 8.1
ID = 45 mA TJ = 100 °C 11 12.9
LNK302/304 50
VBP = 6.2 V, VFB ≥2 V,
OFF-State Drain LNK305 70
IDSS VDS = 560 V, µA
Leakage Current TJ = 25 °C LNK306 90
VBP = 6.2 V, VFB ≥2 V,
Breakdown Voltage BVDSS
TJ = 25 °C
700 V
DRAIN Supply
50 V
Voltage
Output Enable
tEN See Figure 9 10 µs
Delay
Output Disable
tDST 0.5 µs
Setup Time
Auto-Restart TJ = 25 °C LNK302 Not Applicable
tAR ms
ON-Time See Note H LNK304-306 50
G
3/05 11
LNK302/304-306
NOTES:
A. Total current consumption is the sum of IS1 and IDSS when FEEDBACK pin voltage is ≥2 V (MOSFET not
switching) and the sum of IS2 and IDSS when FEEDBACK pin is shorted to SOURCE (MOSFET switching).
B Since the output MOSFET is switching, it is difficult to isolate the switching current from the supply current at the
DRAIN. An alternative is to measure the BYPASS pin current at 6 V.
C. See Typical Performance Characteristics section Figure 14 for BYPASS pin start-up charging waveform.
D. This current is only intended to supply an optional optocoupler connected between the BYPASS and FEEDBACK
pins and not any other external circuitry.
H. Auto-restart on time has the same temperature characteristics as the oscillator (inversely proportional to
frequency).
470 Ω
5W 470 kΩ
D FB
S1 S2
BP
50 V 50 V
S S 0.1 µF
S S
PI-3490-060204
DCMAX
(internal signal)
tP
FB
tEN
VDRAIN
1
tP =
fOSC
PI-3707-112503
Figure 8. LinkSwitch-TN Duty Cycle Measurement. Figure 9. LinkSwitch-TN Output Enable Timing.
12
G
3/05
LNK302/304-306
1.1 1.2
PI-2680-012301
PI-2213-012301
1.0
(Normalized to 25 °C)
(Normalized to 25 °C)
Breakdown Voltage
Output Frequency
0.8
1.0 0.6
0.4
0.2
0.9 0
-50 -25 0 25 50 75 100 125 150 -50 -25 0 25 50 75 100 125
Junction Temperature (°C) Junction Temperature (°C)
Figure 10. Breakdown vs. Temperature. Figure 11. Frequency vs. Temperature.
1.4 1.4
PI-3710-071204
PI-3709-111203
1.0 1.0
Current Limit
0.8 0.8
Normalized
Normalized di/dt Normalized Current
0.6 di/dt = 1 0.6 di/dt = 1 Limit = 1
di/dt = 6 LNK302 55 mA/µs 136 mA
0.4 0.4 LNK304 65 mA/µs 257 mA
LNK305 75 mA/µs 375 mA
LNK306 95 mA/µs 482 mA
0.2 0.2
0 0
-50 0 50 100 150 1 2 3 4 5 6
Temperature (°C) Normalized di/dt
Figure 12. Current Limit vs. Temperature at Figure 13. Current Limit vs. di/dt.
Normalized di/dt.
7 400
PI-2240-012301
PI-3661-071404
6 350
BYPASS Pin Voltage (V)
25 °C
DRAIN Current (mA)
5 300
100 °C
4 250
3 200
2 150
Scaling Factors:
LNK302 0.5
1 100 LNK304 1.0
LNK305 2.0
0 50 LNK306 3.4
0
0 0.2 0.4 0.6 0.8 1.0 0 2 4 6 8 10 12 14 16 18 20
Time (ms) DRAIN Voltage (V)
Figure 14. BYPASS Pin Start-up Waveform. Figure 15. Output Characteristics.
G
3/05 13
LNK302/304-306
1000
PI-3711-071404
Drain Capacitance (pF)
100
Scaling Factors:
LNK302 0.5
LNK304 1.0
LNK305 2.0
LNK306 3.4
10
1
0 100 200 300 400 500 600
Drain Voltage (V)
Figure 16. COSS vs. Drain Voltage.
14
G
3/05
LNK302/304-306
DIP-8B
⊕ D S .004 (.10) .137 (3.48) Notes:
-E- MINIMUM 1. Package dimensions conform to JEDEC specification
MS-001-AB (Issue B 7/85) for standard dual-in-line (DIP)
package with .300 inch row spacing.
2. Controlling dimensions are inches. Millimeter sizes are
shown in parentheses.
3. Dimensions shown do not include mold flash or other
.240 (6.10)
protrusions. Mold flash or protrusions shall not exceed
.260 (6.60)
.006 (.15) on any side.
4. Pin locations start with Pin 1, and continue counter-clock-
wise to Pin 8 when viewed from the top. The notch and/or
dimple are aids in locating Pin 1. Pin 6 is omitted.
Pin 1 5. Minimum metal to metal spacing at the package body for
the omitted lead location is .137 inch (3.48 mm).
.367 (9.32) 6. Lead width measured at package body.
-D- 7. Lead spacing measured with the leads constrained to be
.387 (9.83)
.057 (1.45) perpendicular to plane T.
.068 (1.73)
(NOTE 6)
.125 (3.18) .015 (.38)
.145 (3.68) MINIMUM
-T-
SEATING .008 (.20)
PLANE .120 (3.05) .015 (.38)
.140 (3.56)
.300 (7.62) BSC
.100 (2.54) BSC .048 (1.22) (NOTE 7)
.014 (.36)
.053 (1.35) .300 (7.62) P08B
.022 (.56) ⊕ T E D S .010 (.25) M .390 (9.91) PI-2551-121504
SMD-8B
⊕ D S .004 (.10) .137 (3.48) Notes:
MINIMUM 1. Controlling dimensions are
inches. Millimeter sizes are
-E- shown in parentheses.
2. Dimensions shown do not
include mold flash or other
protrusions. Mold flash or
protrusions shall not exceed
.372 (9.45) .006 (.15) on any side.
.240 (6.10)
.388 (9.86) .420
.260 (6.60) 3. Pin locations start with Pin 1,
⊕ E S .010 (.25) and continue counter-clock-
.046 .060 .060 .046 wise to Pin 8 when viewed
from the top. Pin 6 is omitted.
4. Minimum metal to metal
.080 spacing at the package body
Pin 1 Pin 1
for the omitted lead location
.086 is .137 inch (3.48 mm).
.100 (2.54) (BSC)
.186 5. Lead width measured at
package body.
.286
.367 (9.32) 6. D and E are referenced
-D- Solder Pad Dimensions datums on the package
.387 (9.83)
body.
.057 (1.45)
.125 (3.18) .068 (1.73)
.145 (3.68) (NOTE 5)
.004 (.10)
.032 (.81) .048 (1.22)
.053 (1.35)
.009 (.23) .004 (.10) .036 (0.91) 0°- 8°
.037 (.94)
.012 (.30) .044 (1.12) G08B
PI-2546-121504
G
3/05 15
LNK302/304-306
PATENT INFORMATION
The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more U.S.
and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrationsʼ patents
may be found at www.powerint.com. Power Integrations grants its customers a license under certain patent rights as set forth at http://www.powerint.com/ip.htm.
LIFE SUPPORT POLICY
POWER INTEGRATIONSʼ PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS
WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF POWER INTEGRATIONS. As used herein:
1. A Life support device or system is one which, (i) is intended for surgical implant into the body, or (ii) supports or sustains life, and (iii) whose failure to perform,
when properly used in accordance with instructions for use, can be reasonably expected to result in significant injury or death to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life
support device or system, or to affect its safety or effectiveness.
The PI logo, TOPSwitch, TinySwitch, LinkSwitch, DPA-Switch, EcoSmart, PI Expert and PI FACTS are trademarks of
Power Integrations, Inc. Other trademarks are property of their respective companies. ©Copyright 2005, Power Integrations, Inc.
16
G
3/05