FOR MESSRS : DATE : Feb.

5th ,2021

CUSTOMER’S ACCEPTANCE SPECIFICATIONS

TX31D203VM0EAB

Contents
No. ITEM SHEET No. PAGE
1 COVER 7B64PS 2701-TX31D203VM0EAB-2 1-1/1
2 RECORD OF REVISION 7B64PS 2702-TX31D203VM0EAB-2 2-1/1
3 GENERAL DATA 7B64PS 2703-TX31D203VM0EAB-2 3-1/1
4 ABSOLUTE MAXIMUM RATINGS 7B64PS 2704-TX31D203VM0EAB-2 4-1/1
5 ELECTRICAL CHARACTERISTICS 7B64PS 2705-TX31D203VM0EAB-2 5-1/1
6 OPTICAL CHARACTERISTICS 7B64PS 2706-TX31D203VM0EAB-2 6-1/2~2/2
7 BLOCK DIAGRAM 7B64PS 2707-TX31D203VM0EAB-2 7-1/1
8 RELIABILITY TESTS 7B64PS 2708-TX31D203VM0EAB-2 8-1/1
9 LCD INTERFACE 7B64PS 2709-TX31D203VM0EAB-2 9-1/15~15/15
10 OUTLINE DIMENSIONS 7B64PS 2710-TX31D203VM0EAB-2 10-1/2~2/2
11 APPEARANCE STANDARD 7B64PS 2711-TX31D203VM0EAB-2 11-1/3~3/3
12 PRECAUTIONS 7B64PS 2712-TX31D203VM0EAB-2 12-1/2~2/2
13 DESIGNATION OF LOT MARK 7B64PS 2713-TX31D203VM0EAB-2 13-1/1

ACCEPTED BY : PROPOSED BY :

SHEET
KAOHSIUNG OPTO-ELECTRONICS INC. NO. 7B64PS 2701-TX31D203VM0EAB-2 PAGE 1-1/1
 2. RECORD OF REVISION
DATE SHEET No. SUMMARY
Feb.5,’21 7B64PS2710 – 10.2 REAR VIEW
TX31D203VM0EAB-2 Revised : the rear view of outline dimensions
Page 10-2/2

SHEET
KAOHSIUNG OPTO-ELECTRONICS INC. NO. 7B64PS 2702-TX31D203VM0EAB-2 PAGE 2-1/1
 3. GENERAL DATA
3.1 DISPLAY FEATURES
This module is a 12.3” HD of 8:3 format amorphous silicon TFT. The pixel format is vertical stripe and
sub pixels are arranged as R(red), G(green), B(blue) sequentially. This display is RoHS compliant, and
COG (chip on glass) technology and LED backlight are applied on this display

Part Name TX31D203VM0EAB

Module Dimensions 333.1(W) mm x 150.5(H) mm x 20.6(D) mm

LCD Active Area 292.0(W) mm x 109.5(H) mm

Pixel Pitch 0.1521(W) mm x 0.1521(H) mm

Resolution 1920 x 3(RGB)(W) x 720(H) dots

Color Pixel Arrangement R, G, B Vertical stripe

LCD Type IPS, Normally Black, transmissive type

Display Type Active Matrix

Number of Colors 16.7M Colors (8-bit RGB)

Backlight Light Emitting Diode (LED)

Weight 600 g

Interface LVDS; 50 pins

Power Supply Voltage 3.3V for LCD ; 12V for Backlight

Viewing Direction Super Wide Version (In Plane Switching)

SHEET
KAOHSIUNG OPTO-ELECTRONICS INC. NO. 7B64PS 2703-TX31D203VM0EAB-2 PAGE 3-1/1
 4. ABSOLUTE MAXIMUM RATINGS
Item Symbol Min. Max. Unit Remarks
Supply Voltage VDD -0.3 4.0 V -
Input Voltage of Logic VI -0.3 VDD +0.3 V Note 1

Operating Temperature Top -40 85 C Note 2

Storage Temperature Tst -40 90 C Note 2
Backlight Input Voltage VLED 6 21 V -
Backlight Voltage for PWM VPWM -0.3 6 V -
Backlight Voltage for EN VEN -0.3 6 V -

Note 1: The rating is defined for the signal voltages of the interface such as CLK and pixel data pairs.
Note 2: The maximum rating is defined as above based on the chamber temperature, which might be
different from ambient temperature after assembling the panel into the application. Moreover,
some temperature-related phenomenon as below needed to be noticed:
- Background color, contrast and response time would be different in temperatures other than
25  C .
- Operating under high temperature will shorten LED lifetime.

SHEET
KAOHSIUNG OPTO-ELECTRONICS INC. NO. 7B64PS 2704-TX31D203VM0EAB-2 PAGE 4-1/1
 5. ELECTRICAL CHARACTERISTICS
5.1 OPERATING CONDITIONS Ta = 25 C, VSS = 0V
Standard Value
Item Symbol Condition Unit Remarks
Min. Typ. Max.

Power supply voltage VDD - 3.0 3.3 3.6 V -

Power supply current IDD Note 1 - 700 1000 mA Note 1

Input signal voltage VIH1 - 0.8VDD - VDD V -

(CMOS) VIL1 - VSS - 0.2VDD V -
mV
Allowable Ripple Voltage VRP - - - 100 -
(p-p)
Differential Input
VTH VICM=1.2V - - 100 mV Note 2
High Threshold
Differential Input
VTL VICM=1.2V -100 - - mV Note 2
Low Threshold
Input Differential Voltage |VID| - 100 - 600 mV Note 2
Differential Input
VICM - 1.125 1.2 1.375 V Note 2
Common Mode Voltage

Note 1: Measurement picture: Maximum load condition.

Power supply voltage: Typ. voltage.
Note 2:

SHEET
KAOHSIUNG OPTO-ELECTRONICS INC. NO. 7B64PS 2705-TX31D203VM0EAB-2 PAGE 5-1/2
 5.2 BACKLIGHT CHARACTERISTICS
Ta = 25 C
Item Symbol Condition Min. Typ. Max. Unit Remarks
LED Input Voltage VLED ILED=1000mA 11.5 12 12.5 V Note 1
LED Forward Current 100% duty - 1000 -
ILED mA Note 2
(DIM Control) 5% duty - 70 -
High 2.5 3.3 5
V
PWM Signal Voltage - Low - - 0.9 -
Range 5 - 100 %
EN Voltage VEN - 2.5 3.3 5.0 V -
LED Lifetime - ILED=1000mA - 50K - hrs Note 3

Note 1: Fig. 5.1 shows the LED backlight circuit.

Note 2: Dimming function can be obtained by applying PWM signal from the display interface CN2. The
recommended PWM signal is 1K ~ 10KHz with 3.3 V amplitude.

Note 3: The estimated lifetime is specified as the time to reduce 50% brightness by applying 1000mA at
25  C .
12V

ILED
VEN
CN2 Pin 8

LED
Driver
VPWM
CN2 Pin 9

Fig 5.1

SHEET
KAOHSIUNG OPTO-ELECTRONICS INC. NO. 7B64PS 2705-TX31D203VM0EAB-2 PAGE 5-2/2
 6. OPTICAL CHARACTERISTICS
The optical characteristics are measured based on the conditions as below:
- Supplying the signals and voltages defined in the section of electrical characteristics.
- The backlight unit needs to be turned on for 30 minutes.
- The ambient temperature is 25  C .
- In the dark room less than 100 lx, the equipment has been set for the measurements as shown in Fig
6.1.
Ta = 25 C , f Frame = 60 Hz, VDD = 3.3V
Item Symbol Condition Min. Typ. Max. Unit Remarks
2
Brightness of White - 800 1000 - cd/m Note 1
 = 0 , = 0 ,
Brightness Uniformity - 75 - - % Note 2
ILED= 1000mA
Contrast Ratio CR 800 1300 - - Note 3
Response Time -  = 0 , = 0 
- - 25 ms -
NTSC Ratio -  = 0 , = 0 
- 70 - % -
x  = 0 , CR  10

- 85 -
 x  = 180 , CR  10

- 85 -
Viewing Angle Degree Note 5
y  = 90 , CR  10

- 85 -
 y  = 270, CR  10 - 85 -
X 0.59 0.64 0.69
Red
Y 0.25 0.30 0.35
X 0.28 0.33 0.38
Green
Color Y 0.57 0.62 0.67
 = 0 , = 0 - Note 6
Chromaticity X 0.09 0.14 0.19
Blue
Y 0.02 0.07 0.12
X 0.26 0.31 0.36
White
Y 0.28 0.33 0.38

Note 1: The brightness is measured from the panel center point, P5 in Fig. 6.2, for the typical value.
Note 2: The brightness uniformity is calculated by the equation as below:
Min. Brightness
Brightness uniformity =  100%
Max. Brightness

which is based on the brightness values of the 9 points in active area measured by BM-5 as
shown in Fig. 6.2. 1X 2X 2X 1X
6 6 6 6

1Y
6

P1 P2 P3
Photo Detector: BM-5 or equivalent
2Y
6

Field: 1
P4 P5 P6 Y

Distance: 500 mm 2Y
6

P7 P8 P9
LCD panel 1Y
6

Fig 6.1 Fig 6.2

SHEET
KAOHSIUNG OPTO-ELECTRONICS INC. NO. 7B64PS 2706-TX31D203VM0EAB-2 PAGE 6-1/2
 Note 3: The Contrast Ratio is measured from the center point of the panel, P5, and defined as the
following equation:
Brightness of White
CR =
Brightness of Black
Note 4: The definition of response time is shown in Fig. 6.3. The rising time is the period from 10%
brightness to 90% brightness when the data is from black to white. Oppositely, Falling time is
the period from 90% brightness rising to 10% brightness.

Black White Black

Falling time
100 % Tr Rising time Tf
90
Brightness

10
0
0

Fig 6.3

Note 5: The definition of viewing angle is shown in Fig. 6.4. Angle  is used to represent viewing
directions, for instance,  = 270  means 6 o’clock, and  = 0  means 3 o’clock. Moreover, angle
 is used to represent viewing angles from axis Z toward plane XY.
The display is super wide viewing angle version; 85° viewing angle can be obtained from each
viewing direction.

z
 = Viewing angle
 = 90 
y
12 o'clock
 (x, y ,0)

x  =0

x'
 = 180 3 o'clock
9 o'clock

y'  = 270
6 o'clock
z'

Fig 6.4
Note 6: The color chromaticity is measured from the center point of the panel, P5, as shown in Fig. 6.2.

SHEET PAGE 6-2/2

KAOHSIUNG OPTO-ELECTRONICS INC. NO. 7B64PS 2706-TX31D203VM0EAB-2
 7. BLOCK DIAGRAM

Display-check
Signals
Timing
CS,SCK,SDIO Controller
VDD

Gate Driver
12.3 inch HD LCD panel
CN1

DC/DC
Circuit
PWRON

Source Driver

Dim(PWM)
VLED LED
CN2

LED Backlight
EN Driver Circuit

SHEET
KAOHSIUNG OPTO-ELECTRONICS INC. NO. 7B64PS 2707-TX31D203VM0EAB-2 PAGE 7-1/1
 8. RELIABILITY TESTS
Test Item Condition
1) Operating
High Temperature 500 hrs
1) 2) 85  C
1) Operating
Low Temperature 500 hrs
1) 2) -40  C
1) Storage
High Temperature 500 hrs
2) 90  C
1) Storage
Low Temperature 500 hrs
2) -40  C
1) Operating
Heat Cycle 2) –35  C ~85  C 500 hrs
3) 3hrs~1hr~3hrs
1) Non-Operating

2) -35 C  85 C

Thermal Shock 500 hrs
3) 0.5 hr  0.5 hr
1) Operating
High Temperature & 500 hrs
2) 40  C & 85%RH
Humidity (Note 3)
3) Without condensation
1) Non-Operating
2) 10~200 Hz
Vibration 1 hr for each direction
3) 5G
4) X, Y, and Z directions
1) Non-Operating
2) 10 ms
Mechanical Shock Once for each direction
3) 80G
4) X,  Y and  Z directions
1) Operating
1) Glass: 9 points
2) Tip:150 pF,330 
ESD 2) Metal frame: 8 points
3) Air discharge for glass:  12KV
(Note4)
4) Contact discharge for metal frame:  15KV

Note 1: Display functionalities are inspected under the conditions defined in the specification after the
reliability tests.
Note 2: The display is not guaranteed for use in corrosive gas environments.
Note 3: Under the condition of high temperature & humidity, if the temperature is higher than 40  C , the
humidity needs to be reduced as Fig. 8.1 shown.
Relative Humidity RH (%)

90
80
70
60
50
40
30
20
10
0
20 25 30 35 40 45 50 55 60 65 70 75 80 85 90
Temperature Ta (  C)
Fig. 8.1

Note 4: All pins of LCD interface (CN1) have been tested by  100V contact discharge of ESD under
non-operating condition.
SHEET
KAOHSIUNG OPTO-ELECTRONICS INC. NO. 7B64PS 2708-TX31D203VM0EAB-2 PAGE 8-1/1
 9. LCD INTERFACE
9.1 INTERFACE PIN CONNECTIONS
The display interface connector is FH41 made by Hirose and pin assignment of LCD interface CN1 is
as below.
Pin No. Symbol Function I/O/P Remarks
1 NC Not connected - Connected to Pin #50 on PWB
2 CS Serial interface chip select I
3 SCK Serial interface clock I
4 SDIO Serial interface data I/O
5 NC Innter test pin O
6 PWRON Power ON/OFF I
7 GND GND (0V) P
8 GND GND (0V) P
9 GND GND (0V) P
10 GND GND (0V) P
11 NC Not connected -
12 VDD +3.3V P
13 VDD +3.3V P
14 VDD +3.3V P
15 VDD +3.3V P
16 NC Not connected -
17 GND GND (0V) P
18 GND GND (0V) P
19 NC Not connected -
20 GND GND (0V) P
21 RO0- LVDS data (-), Channel 0-odd I
22 RO0+ LVDS data (+), Channel 0-odd I
23 GND GND (0V) P
24 RO1- LVDS data (-), Channel 1-odd I
25 RO1+ LVDS data (+), Channel 1-odd I
26 GND GND (0V) P
27 RO2- LVDS data (-), Channel 2-odd I
28 RO2+ LVDS data (+), Channel 2-odd I
29 GND GND (0V) P
30 CLKO- LVDS clock (-), Odd I
31 CLKO+ LVDS clock (+), Odd I
32 GND GND (0V) P
33 RO3- LVDS data (-), Channel 3-odd I
34 RO3+ LVDS data (+), Channel 3-odd I
35 GND GND (0V) P
36 RE0- LVDS data (-), Channel 0-Even I
37 RE0+ LVDS data (+), Channel 0-Even I
38 GND GND (0V) P
39 RE1- LVDS data (-), Channel 1-Even I
40 RE1+ LVDS data (+), Channel 1-Even I

SHEET PAGE 9-1/15

KAOHSIUNG OPTO-ELECTRONICS INC. NO. 7B64PS 2709-TX31D203VM0EAB-2
 Pin No. Symbol Function I/O/P Remarks
41 GND GND (0V) P
42 RE2- LVDS data (-), Channel 2-Even I
43 RE2+ LVDS data (+), Channel 2-Even I
44 GND GND (0V) P
45 CLKE- LVDS clock (-), Even I
46 CLKE+ LVDS clock (+), Even I
47 GND GND (0V) P
48 RE3- LVDS data (-), Channel 3-Even I
49 RE3+ LVDS data (+), Channel 3-Even I
50 NC Not connected - Connected to Pin #1 on PWB

Note 1: I: input pin, I/O: input / output pin, P: power pin, O: output pin
RO* : 1st , 3rd …Pixel, RE*： 2nd, 4th,… Pixel
Note 2: It outputs Display_check signal to check the condition of LCD. The TCON monitors the rising
edge of the cascade-out of the Gate driver IC. If the TCON is not able to check the rising edge
into the Check_window, the Display_check signal is set to Low.

The interface CN2 is SM10B-SRSS-TB(LF)(SN) made by JST and pin assignment is as below:
Connector Name Pin No. Symbol Function
1 VLED(+) Power Supply for LED
2 VLED(+) Power Supply for LED
3 VLED(+) Power Supply for LED
4 NC No Connected
5 VLED(-) GND
SM10B-SRSS-TB(LF)(SN)
6 VLED(-) GND
7 VLED(-) GND
8 VEN Backlight On/Off
9 NC No Connected
10 VPWM Brightness dimming

Note 1: Normal brightness: 100% PWM duty; Brightness control: 5% to 100% PWM duty.

SHEET PAGE 9-2/15

KAOHSIUNG OPTO-ELECTRONICS INC. NO. 7B64PS 2709-TX31D203VM0EAB-2
 9.2 FUNCTIONS
Serial interface is performed by three signal lines
CS Chip select signal (Serial interface chip select)
SCK Serial interface clock
SDIO Serial interface data (Input and output)
Command data and parameter data are possible by using the following three pins: CS, SCK, SDIO.

<START BYTE STRUCTURE>

ST7 ST6 ST5 ST4 ST3 ST2 ST1 ST0

Parity 0 R/W 0 0 0 0 0

ST5 Accsess mode

0 Write
1 Read

<Write Access>

<Read Access>

SHEET PAGE 9-3/15

KAOHSIUNG OPTO-ELECTRONICS INC. NO. 7B64PS 2709-TX31D203VM0EAB-2
 9.3 REGISTER LIST OF SERZAL INTERFACE
Initial
Address Register
BIN Description
(HEX) HEX Name
7 6 5 4 3 2 1 0

05h 0 0 0 0 0 0 0 0 00 - Fixed value.

06h 0 0 0 0 0 0 0 0 00 - Fixed value.

07h 0 0 0 1 0 1 1 1 17 - Fixed value.

08h 0 0 0 0 0 0 1 0 02 - Fixed value.

09h 0 0 0 1 0 0 1 1 13 - Fixed value.

0Ah 0 0 0 0 0 0 0 0 00 - Fixed value.

0Bh 0 0 0 0 0 0 0 0 00 - Fixed value.

0Ch 0 0 0 0 0 0 0 0 00 - Fixed value.

0Dh 0 0 0 0 0 0 0 0 00 - Fixed value.

0Eh 0 0 0 0 0 0 0 0 00 - Fixed value.

0Fh 0 0 0 0 0 0 0 0 00 - Fixed value.

10h 1 1 1 1 1 1 1 1 FF R_YADRS0_M Gamma correction parameter, Point 0 of R

11h 0 0 0 0 0 0 0 0 00 R_YADRS1_M Gamma correction parameter, Point 1 of R

12h 0 0 0 0 0 0 0 0 00 R_YADRS2_M Gamma correction parameter, Point 2 of R

13h 0 0 0 0 0 0 0 0 00 R_YADRS3_M Gamma correction parameter, Point 3 of R

14h 0 0 0 0 0 0 0 0 00 R_YADRS4_M Gamma correction parameter, Point 4 of R

15h 0 0 0 0 0 0 0 0 00 R_YADRS5_M Gamma correction parameter, Point 5 of R

16h 0 0 0 0 0 0 0 0 00 R_YADRS6_M Gamma correction parameter, Point 6 of R

17h 0 0 0 0 0 0 0 0 00 R_YADRS7_M Gamma correction parameter, Point 7 of R

18h 0 1 1 1 1 1 1 1 7F R_YADRS8_M Gamma correction parameter, Point 8 of R

19h 1 1 1 1 1 1 1 1 FF G_YADRS0_M Gamma correction parameter, Point 0 of G

1Ah 0 0 0 0 0 0 0 0 00 G_YADRS1_M Gamma correction parameter, Point 1 of G

1Bh 0 0 0 0 0 0 0 0 00 G_YADRS2_M Gamma correction parameter, Point 2 of G

1Ch 0 0 0 0 0 0 0 0 00 G_YADRS3_M Gamma correction parameter, Point 3 of G

1Dh 0 0 0 0 0 0 0 0 00 G_YADRS4_M Gamma correction parameter, Point 4 of G

1Eh 0 0 0 0 0 0 0 0 00 G_YADRS5_M Gamma correction parameter, Point 5 of G

1Fh 0 0 0 0 0 0 0 0 00 G_YADRS6_M Gamma correction parameter, Point 6 of G

20h 0 0 0 0 0 0 0 0 00 G_YADRS7_M Gamma correction parameter, Point 7 of G

21h 0 1 1 1 1 1 1 1 7F G_YADRS8_M Gamma correction parameter, Point 8 of G

22h 1 1 1 1 1 1 1 1 FF B_YADRS0_M Gamma correction parameter, Point 0 of B

SHEET PAGE 9-4/15

KAOHSIUNG OPTO-ELECTRONICS INC. NO. 7B64PS 2709-TX31D203VM0EAB-2
 Initial
Address
BIN Register Name Description
(HEX) HEX
7 6 5 4 3 2 1 0

23h 0 0 0 0 0 0 0 0 00 B_YADRS1_M Gamma correction parameter, Point 1 of B

24h 0 0 0 0 0 0 0 0 00 B_YADRS2_M Gamma correction parameter, Point 2 of B

25h 0 0 0 0 0 0 0 0 00 B_YADRS3_M Gamma correction parameter, Point 3 of B

26h 0 0 0 0 0 0 0 0 00 B_YADRS4_M Gamma correction parameter, Point 4 of B

27h 0 0 0 0 0 0 0 0 00 B_YADRS5_M Gamma correction parameter, Point 5 of B

28h 0 0 0 0 0 0 0 0 00 B_YADRS6_M Gamma correction parameter, Point 6 of B

29h 0 0 0 0 0 0 0 0 00 B_YADRS7_M Gamma correction parameter, Point 7 of B

2Ah 0 1 1 1 1 1 1 1 7F B_YADRS8_M Gamma correction parameter, Point 8 of B

2Bh 0 0 1 1 0 1 0 0 34 - Fixed value.

2Ch 0 0 0 0 0 0 0 0 00 - Fixed value.

2Dh 0 0 1 0 0 0 0 0 20 - Fixed value.

2Eh 0 0 1 0 0 0 0 0 20 - Fixed value.

2Fh 0 0 1 0 0 0 1 1 23 - Fixed value.

30h 0 0 0 1 1 1 0 1 1D - Fixed value.

31h 0 0 0 1 1 1 0 1 1D - Fixed value.

32h 0 0 0 1 1 1 0 1 1D - Fixed value.

33h 0 0 0 1 1 1 0 0 1C - Fixed value.

34h 0 0 0 1 1 1 1 1 1F - Fixed value.

35h 0 0 0 1 1 1 0 0 1C - Fixed value.

36h 0 0 0 0 1 1 1 0 0E - Fixed value.

37h 0 0 0 0 0 1 0 0 04 - Fixed value.

38h 0 0 1 0 0 0 0 0 20 - Fixed value.

39h 0 0 0 1 1 0 1 0 1A - Fixed value.

3Ah 0 0 0 0 1 1 0 0 0C - Fixed value.

3Bh 0 0 0 0 1 1 0 0 0C - Fixed value.

3Ch 0 0 0 0 1 0 0 0 08 - Fixed value.

3Dh 0 0 0 0 1 1 0 0 0C - Fixed value.

3Eh 0 0 0 0 1 1 0 1 0D - Fixed value.

3Fh 0 0 0 1 0 0 0 1 11 - Fixed value.

40h 0 0 0 0 1 0 0 0 08 - Fixed value.

41h 0 0 0 0 0 0 0 0 00 - Fixed value.

42h 0 1 0 1 1 1 1 1 5F - Fixed value.

43h 0 0 0 0 0 0 0 0 00 - Fixed value.

44h 0 0 0 0 0 0 0 0 00 - Fixed value.

45h 1 0 1 0 0 0 0 0 A0 - Fixed value.

SHEET PAGE 9-5/15

KAOHSIUNG OPTO-ELECTRONICS INC. NO. 7B64PS 2709-TX31D203VM0EAB-2
 Initial
Address
BIN Register Name Description
(HEX) HEX
7 6 5 4 3 2 1 0

46h 1 1 0 1 1 1 1 1 DF - Fixed value.

0 SREV Display Setting

(0,0)=Normal
47h 0 00 GREV
(1,1)=Vertical and horizontal inversion

0 0 0 0 0 0 - Fixed value.

48h 0 0 0 0 0 0 0 0 00 - Fixed value.

49h 0 0 0 0 1 0 0 0 08 - Fixed value.

Display Enable
E0h 0 0 0 0 0 0 0 1 01 DISPON_CMD 00h: Disable(black screen)
01h, Enable

E1h 0 0 0 0 0 0 0 0 00 - Fixed value

E4h 0 1 0 1 0 1 0 1 55 - Fixed value.

ECh 0 1 0 1 0 1 0 1 55 - Fixed value.

SCANNING DIRECTION

Command Address Description Remarks

SREV 47h[7] 47h[7:6]

(0,0)=Normal
GREV 47h[6] (1,1)=Vertical and horizontal inversion

SHEET PAGE 9-6/15

KAOHSIUNG OPTO-ELECTRONICS INC. NO. 7B64PS 2709-TX31D203VM0EAB-2
 CASE1 ( SREV=0, GREV=0 )

Input data (1,1)

F
Input data

CASE2 ( SREV=1, GREV=1 )

Input data (1920,720)

Input data (1,1)

SHEET PAGE 9-7/15

KAOHSIUNG OPTO-ELECTRONICS INC. NO. 7B64PS 2709-TX31D203VM0EAB-2
 9.4 AC CHARACTERISTICS OF SERIAL INTERFACE
Symbol Item Condition Min Typ Max Unit
tSCK Cycle Time of SCK 200 － － ns
tPWHSC High Pulse Width of SCK 80 － － ns
tPWLSC Low Pulse Width of SCK 80 － － ns
tSSCS Setup Time for CS 40 － － ns
tHSCS Hold Time for CS 80 － － ns
tPWSCS Disenable Width of CS 160 － － ns
tOSSD Delay Time for Read Data Output Load = 20 pF － － 30 ns
tOHSD Hold Time for Read Data 40 － － ns

tHSCS tPWSCS

VIH VIH
VIL VIL
tSCK tPWLSC tPWHSC

VIH VIH VIH

SCK
VIL VIL VIL VIL VIL

tSSD

SDIO VIH VIH

(Input) VIL VIL

tOSSD tOHSD

SDIO VOH VOH

(Output) VOL VOL

The serial interface uses the three pins: SCK, SDIO and CS.
SDIO data is sampled at the rising edge of SCK when CS is high level. Data unit of one access is three
bytes. The data unit consists of Start byte and Address byte and Data byte.

The start byte has parity bit and access mode bit. Relationship of access mode setting and the
operation are shown in the table below.

Parity check is odd parity. In Write mode, the parity check is performed on the sum of Start byte and
Address byte and Data byte. In Read mode, the parity check is performed on the sum of Start byte and
Address byte. Burst access is not support. One access is complete, CS should be set to low level once.

SHEET PAGE 9-8/15

KAOHSIUNG OPTO-ELECTRONICS INC. NO. 7B64PS 2709-TX31D203VM0EAB-2
 9.5 INTERFACE TIMING CHART
Standard Value
Item Symbol Condition Unit Remarks
MIN TYP MAX
CLK frequency 1/ts 55.0 57.81 60.0 MHz For fv(typ)=60Hz
Vertical Period tV 748 748 748 Line
Vertical Display Period tVA 720 720 720 Line
Vertical Pulse Width tVPW 2 5 24 Line
Vertical Data Position tVPOS 25 25 25 Line
Horizontal Period tH 1288 1288 1288 CLK
Horizontal Display Period tHA 960 960 960 CLK
Horizontal Pulse Width tHPW 3 16 267 CLK
Horizontal Data Position tHPOS 268 268 268 CLK

tV 748
tVPOS 25
tVPW tVA 720 tVFP 3(Fix)

VSYNC

HSYNC

DE

tH 1288
tHPOS 268 tHA 960 tHFP 60
tHPW

HSYNC

tCLK
DE

CLK

SHEET PAGE 9-9/15

KAOHSIUNG OPTO-ELECTRONICS INC. NO. 7B64PS 2709-TX31D203VM0EAB-2
 9.6 POWER SEQUENCE

V DD 0.8VDD

t1 0.8VDD 0.8VDD t7

0.2VDD 0.2VDD
t3 t8

LVDS low Valid

LVDS Input
t2 t4

STEP-B1(*1)
STEP-A1~A3

Refresh sequence
SPI
(STEP-C1~C4)
(SCK, CS, t5 t6

Backlight OFF Backlight ON Backlight

Power-on sequence Power-off

t9 t10

t11

Symbol Item Min Typ Max Unit Remarks

t1 Period from Power-on(3.3V) to PWRON↑ 0 - 100 ms
t2 Period from PWRON↑ to SPI-ON1 300 - - ms
t3 Period from Power-on(3.3V) to LVDS input-on 0 - - ms
t4 Period from LVDS input-on to SPI-ON2 2 - - Frame
t5 Period from SPI-ON2 to Backlight-on 2 - - Frame
t6 Period from Backlight-off to PWRON↓ 0 - - Frame
t7 Period from PWRON↓ to Power-off(3.3V) 100 - 500 ms
t8 Period from LVDS input-off to Power-off(3.3V) 0 - - ms
t9 Period from LVDS input-on to VLED-on 500 - - ms
t10 Period from VLED input-on to VPWM on 1 - - ms
t11 Period from VPWM input-on to VEN on 1 - - ms

Note 1:
a) When power supply is OFF (VDD=0V), logic input must be kept at either VSS level or high
impedance
b) The rising speed of power supply (VDD=+3.3V) should be less than 2V/100µs.
c) When the PWRON signal is 0V, VDD must be 0V. (However t1 and t7 except)
d) LVDS signal level of the invalid period may be within the absolute maximum rating.
Note 2: STEP-B1 send after STEP-A3
Note 3: In order to avoid high Inrush current, VLED rising time need to set more than 0.5ms.

SHEET PAGE 9-10/15

KAOHSIUNG OPTO-ELECTRONICS INC. NO. 7B64PS 2709-TX31D203VM0EAB-2
 9.6.1 POWER SEQUENCE
After power on, please to configure the panel in the following procedure. Then during normal operation,
refresh the register periodically. Initial Register Data is provided. The register information refer to ‘9.3
REGISTER LIST’.

SHEET PAGE 9-11/15

KAOHSIUNG OPTO-ELECTRONICS INC. NO. 7B64PS 2709-TX31D203VM0EAB-2
 (Power-on Configuration)0.8VDD

(Normal operation)
STEP-B1

(Display on)
Write 01h to DISPON_CMD(E0h)

(Refresh sequence)

STEP-C1
Write the specified data.
address:05h~0Fh,

2Bh~46h,
48h~49h

STEP-C2
Write the deigital gamma data.
Address:10h~2Ah

STEP-C3 Write the Horizontal and Vertical.

inversion parameter
Address:47h

STEP-C4 Write the specified data

Address:E0h,E1h,E4h, ECh
(But DISPON_CMD of E0h should be
written a data 01h)

Power Off

SHEET PAGE 9-12/15

KAOHSIUNG OPTO-ELECTRONICS INC. NO. 7B64PS 2709-TX31D203VM0EAB-2
 9.7 LVDS RECEIVER TIMING
Standard Value
Item Symbol Condition Unit Remarks
MIN. TYP. MAX.
CLK Low Width tRCIWL 0.37 ts - 0.55 ts -
CLK High Width tRCIWH 0.45 ts - 0.63 ts -
Skew Margin | tRMG | - - 400 ps
Channel Skew tRCISK -1/14 ts － +1/14 ts -
Data Position 0 tRIP0 1/7 ts -| tRMG | 1/7 ts 1/7 ts +|tRMG| -
Data Position 1 tRIP1 - | tRMG | 0 + | tRMG | -
Data Position 2 tRIP2 6/7 ts - | tRMG | 6/7 ts 6/7 ts + | tRMG | -
Data Position 3 tRIP3 5/7 ts - | tRMG | 5/7 ts 5/7 ts + | tRMG | -
Data Position 4 tRIP4 4/7 ts - | tRMG | 4/7 ts 4/7 ts + | tRMG | -
Data Position 5 tRIP5 3/7 ts - | tRMG | 3/7 ts 3/7 ts + | tRMG | -
Data Position 6 tRIP6 2/7 ts - | tRMG | 2/7 ts 2/7 ts + | tRMG | -

SHEET PAGE 9-13/15

KAOHSIUNG OPTO-ELECTRONICS INC. NO. 7B64PS 2709-TX31D203VM0EAB-2
 CLKO-/+

RO0-/+ OG1[2] OR1[7] OR1[6] OR1[5] OR1[4] OR1[3] OR1[2] OG2[2] OR2[7] OR2[6] OR2[5] OR2[4] OR2[3] OR2[2] OG3[2] OR3[7] OR3[6]

RO1-/+ OB1[3] OB1[2] OG1[7] OG1[6] OG1[5] OG1[4] OG1[3] OB2[3] OB2[2] OG2[7] OG2[6] OG2[5] OG2[4] OG2[3] OB3[3] OB3[2] OG3[7]

RO2-/+ DE VSYNC HSYNC OB1[7] OB1[6] OB1[5] OB1[4] DE VSYNC HSYNC OB2[7] OB2[6] OB2[5] OB2[4] DE VSYNC HSYNC

KAOHSIUNG OPTO-ELECTRONICS INC.

RO3-/+ - OB1[1] OB1[0] OG1[1] OG1[0] OR1[1] OR1[0] - OB2[1] OB2[0] OG2[1] OG2[0] OR2[1] OR2[0] - OB3[1] OB3[0]

NO.
SHEET
1st pixel data

CLKE-/+

RE0-/+ EG1[2] ER1[7] ER1[6] ER1[5] ER1[4] ER1[3] ER1[2] EG2[2] ER2[7] ER2[6] ER2[5] ER2[4] ER2[3] ER2[2] EG3[2] ER3[7] ER3[6]

RE1-/+ EB1[3] EB1[2] EG1[7] EG1[6] EG1[5] EG1[4] EG1[3] EB2[3] EB2[2] EG2[7] EG2[6] EG2[5] EG2[4] EG2[3] EB3[3] EB3[2] EG3[7]

RE2-/+ DE VSYNC HSYNC EB1[7] EB1[6] EB1[5] EB1[4] DE VSYNC HSYNC EB2[7] EB2[6] EB2[5] EB2[4] DE VSYNC HSYNC

RE3-/+ - EB1[1] EB1[0] EG1[1] EG1[0] ER1[1] ER1[0] - EB2[1] EB2[0] EG2[1] EG2[0] ER2[1] ER2[0] - EB3[1] EB3[0]

7B64PS 2709-TX31D203VM0EAB-2
2nd pixel data

PAGE
9-14/15
 9.8 DATA INPUT for DISPLAY COLOR
Relationship between input data and display color

Note 1: Color (n) --- 'n' indicates gray scale step.

SHEET PAGE 9-15/15

KAOHSIUNG OPTO-ELECTRONICS INC. NO. 7B64PS 2709-TX31D203VM0EAB-2
 11. APPEARANCE STANDARD
The appearance inspection is performed in a room around 500~1000 lx based on the conditions as
below:
- The distance between inspector’s eyes and display is 30 cm.
- The viewing zone is defined with angle  shown in Fig. 11.1 The inspection should be performed
within 45∘when display is shut down. The inspection should be performed within 5∘when display is
power on.

 

Fig. 11.1

11.1 THE DEFINITION OF LCD ZONE

LCD panel is divided into 3 areas as shown in Fig.11.2 for appearance specification in next section. A
zone is the LCD active area (dot area); B zone is the area between A zone and metal frame.
In terms of housing design, B zone is the recommended window area customers’ housing should be
located in.

Metal frame

A zone

B zone

Fig. 11.2

KAOHSIUNG OPTO-ELECTRONICS INC. SHEET

NO. 7B64PS 2711-TX31D203VM0EAB-2 PAGE 11-1/3
1
 11.2 LCD APPEARANCE SPECIFICATION
The specification as below is defined as the amount of unexpected phenomenon or material in different
zones of LCD panel. The definitions of length, width and average diameter using in the table are shown
in Fig. 11.3 and Fig. 11.4.
Item Criteria Applied zone
Length (mm) Width (mm) Maximum number Minimum space
Ignored W≦0.02 Ignored -
Scratches A, B
L≦40 0.02＜W≦0.04 10 -
- 0.04＜W Not allowed -
Dent Serious one is not allowed A
Wrinkles in polarizer Serious one is not allowed A
Average diameter (mm) Maximum number
D≦0.3 Ignored
Bubbles on polarizer A
0.3＜D≦0.5 12
0.5＜D Not allowed
Filamentous (Line shape)
Length (mm) Width (mm) Maximum number
L≦2.0 W≦0.03 Ignored A, B
L≦3.0 0.03＜W≦0.05 10
L≦2.5 0.05＜W≦0.1 1

1) Stains Round (Dot shape)

2) Foreign Materials Average diameter (mm) Maximum number Minimum Space
3) Dark Spot D≦0.2 Ignored -
0.2＜D≦0.3 10 10 mm
A, B
0.3＜D≦0.4 5 30 mm
0.4＜D Not allowed -
In total Filamentous + Round=10
Those wiped out easily are acceptable
Type Maximum number
1 dot 0
2 adjacent dot 0
Bright dot-defect
3 adjacent dot or above Not allowed
In total 0 A
Dot-Defect
1 dot 5 (Note 1)
2 adjacent dot 2
Dark dot-defect
3 adjacent dot or above Not allowed
In total 5
In total 5

KAOHSIUNG OPTO-ELECTRONICS INC. SHEET

NO. 7B64PS 2711-TX31D203VM0EAB-2 PAGE 11-2/3
1
 Width
Length a
Lenght

a+b
Average diameter =

b
2

Fig 11.3 Fig 11.4

Note 1: The definitions of dot defect are as below:

- The defect area of the dot must be bigger than half of a dot.
- For bright dot-defect, showing black pattern, the dot’s brightness must be over 30% brighter
than others.
- For dark dot-defect, showing white pattern, the dot’s brightness must be under 70% darker
than others.
- The definition of 1-dot-defect is the defect-dot, which is isolated and no adjacent defect-dot.
- The definition of adjacent dot is shown as Fig. 11.5.
- The Density of dot defect is defined in the area within diameter  =20mm.

The dots colored gray are

adjacent to defect-dot A.

Fig
Fig.11.5
11.5

KAOHSIUNG OPTO-ELECTRONICS INC. SHEET

NO. 7B64PS 2711-TX31D203VM0EAB-2 PAGE 11-3/3
 12. PRECAUTIONS
12.1 PRECAUTIONS of ESD
1) Before handling the display, please ensure your body has been connected to ground to avoid any
damages by ESD. Also, do not touch display’s interface directly when assembling.
2) Please remove the protection film very slowly before turning on the display to avoid generating ESD.

12.2 PRECAUTIONS of HANDLING

1) In order to keep the appearance of display in good condition, please do not rub any surfaces of the
displays by sharp tools harder than 3H, especially touch panel, metal frame and polarizer.
2) Please do not pile the displays in order to avoid any scars leaving on the display. In order to avoid
any injuries, please pay more attention for the edges of glasses and metal frame, and wear finger
cots to protect yourself and the display before working on it.
3) Touching the display area or the terminal pins with bare hand is prohibited. This is because it will
stain the display area and cause poor insulation between terminal pins, and might affect display’s
electrical characteristics furthermore.
4) Do not use any harmful chemicals such as acetone, toluene, and isopropyl alcohol to clean display’s
surfaces.
5) Please use soft cloth or absorbent cotton with ethanol to clean the display by gently wiping.
Moreover, when wiping the display, please wipe it by horizontal or vertical direction instead of
circling to prevent leaving scars on the display’s surface, especially polarizer.
6) Please wipe any unknown liquids immediately such as saliva, water or dew on the display to avoid
color fading or any permanently damages.
7) Maximum pressure to the surface of the display must be less than 1.96 x 104 Pa. If the area of
adding pressure is less than 1 cm2 , the maximum pressure must be less than 1.96N.

12.3 PRECAUTIONS OF OPERATING

1) Please input signals and voltages to the displays according to the values defined in the section of
electrical characteristics to obtain the best performance. Any voltages over than absolute maximum
rating will cause permanent damages to this display. Also, any timing of the signals out of this
specification would cause unexpected performance.
2) When the display is operating at significant low temperature, the response time will be slower than it
at 25 C  . In high temperature, the color will be slightly dark and blue compared to original pattern.
However, these are temperature-related phenomenon of LCD and it will not cause permanent
damages to the display when used within the operating temperature.
3) The use of screen saver or sleep mode is recommended when static images are likely for long
periods of time. This is to avoid the possibility of image sticking.
4) Spike noise can cause malfunction of the circuit. The recommended limitation of spike noise is no
bigger than  100 mV.

KAOHSIUNG OPTO-ELECTRONICS INC. SHEET

NO. 7B64PS 2712-TX31D203VM0EAB-2 PAGE 12-1/2
1
 12.4 PRECAUTIONS of STORAGE
If the displays are going to be stored for years, please be aware the following notices.
1) Please store the displays in a dark room to avoid any damages from sunlight and other sources of
UV light.
2) The recommended long term storage temperature is between 10 C  ~35 C  and 55%~75% humidity
to avoid causing bubbles between polarizer and LCD glasses, and polarizer peeling from LCD
glasses.
3) It would be better to keep the displays in the container, which is shipped from KOE, and do not
unpack it.
4) Please do not stick any labels on the display surface for a long time, especially on the polarizer.

KAOHSIUNG OPTO-ELECTRONICS INC. SHEET

NO. 7B64PS 2712-TX31D203VM0EAB-2 PAGE 12-2/2
1
 13. DESIGNATION of LOT MARK
1) The lot mark is showing in Fig.13.1. First 4 digits are used to represent production lot, T represented
made in Taiwan, and the last 6 digits are the serial number.

4 1 2 3 T 1 2 3 4 5 6

Serial number

T: Made in Taiwan
Week
Month
Year

Fig.
Fig 13.1
13.1

2) The tables as below are showing what the first 4 digits of lot mark are shorted for.

Month Lot Mark Month Lot Mark

Year Lot Mark Jan. 01 Jul. 07 Week Lot Mark
2017 7 Feb. 02 Aug. 08 1~7 days 1
2018 8 Mar. 03 Sep. 09 8~14 days 2
2019 9 Apr. 04 Oct. 10 15~21 days 3
2020 0 May 05 Nov. 11 22~28 days 4
2021 1 Jun. 06 Dec. 12 29~31 days 5

3) Except letters I and O, revision number will be shown on lot mark and following letters A to Z.
4) The location of the lot mark is on the back of the display shown in Fig. 13.2.
Label example:

TX31D203VM0EAB REV:A
4123T (5D) 123456

Fig. 13.2

KAOHSIUNG OPTO-ELECTRONICS INC. SHEET

NO. 7B64PS 2713-TX31D203VM0EAB-2 PAGE 13-1/1