Scribd
Upload
93 views4 pages

ROBT 206 Homework: Logic Design Tasks

This document contains instructions for homework assignment 02 that is due on April 3rd, 2024 at 10:00 PM. It includes multiple problems involving designing digital logic circuits using components like multiplexers, decoders, AND gates, OR gates, and NAND/NOR gates. The problems cover topics like implementing Boolean functions with minimum gates and designing logic for applications like a home security system and car turn signals/emergency lights.

Uploaded by

lolnodudeborshismine
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
93 views4 pages

ROBT 206 Homework: Logic Design Tasks

This document contains instructions for homework assignment 02 that is due on April 3rd, 2024 at 10:00 PM. It includes multiple problems involving designing digital logic circuits using components like multiplexers, decoders, AND gates, OR gates, and NAND/NOR gates. The problems cover topics like implementing Boolean functions with minimum gates and designing logic for applications like a home security system and car turn signals/emergency lights.

Uploaded by

lolnodudeborshismine
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 4

ROBT 206 - Homework assignment 02

Due date: 04/03/2024, 22:00

4
5

10
(a) Design an 8-to-1-line multiplexer using a 3-to-8-line decoder and an 8 2 AND-OR.
(b) Repeat part (a), using two 4-to-1-line multiplexers and one 2-to-1-line multiplexer.

Perform technology mapping to NAND gates for the circuits in Figures below. Use cell types
11 selected from: Inverter (n = 1), 2NAND, 3NAND, and 4NAND.
12 Repeat Problem 11, mapping to NOR gate cell types.

A home security system has a master switch that is used to enable an alarm, lights, video cameras,
and a call to local police in the event one or more of six sets of sensors detects an intrusion. In
addition there are separate switches to enable and disable the alarm, lights, and the call to local
police. The inputs, outputs, and operation of the enabling logic are specified as follows:

Inputs
Si, i = 0, 1, 2, 3, 4, 5: signals from six sensor sets (0 = intrusion detected, 1= no intrusion
detected)
M: master switch (0 = security system enabled, 1 = security system disabled)
A: alarm switch (0 = alarm disabled, 1= alarm enabled)
13
L: light switch (0 = lights disabled, 1= lights enabled)
P: police switch (0 = police call disabled, 1 = police call enabled)
Outputs
A: alarm (0 = alarm on, 1 = alarm off)
L: lights (0 = lights on, 1 = lights off)
V: video cameras (0 = video cameras off, 1 = video cameras on)
C: call to police (0 = call off, 1 = call on)
Operation
If one or more of the sets of sensors detects an intrusion and the security system is enabled,
then outputs activate based on the outputs of the remaining switches. Otherwise, all outputs
are disabled.

Find a minimum-gate-input cost realization of the enabling logic using AND and OR gates and
inverters.
The rear lights of a car are to be controlled by digital logic. There is a single lamp in each of the
rear lights. The inputs are:
LT left turn switch—causes blinking of left side lamp
RT right turn switch—causes blinking of right side lamp
EM emergency flasher switch—causes blinking of both lamps
BR brake applied switch—causes both lamps to be on
14 BL blinking signal with 1 Hz frequency The outputs are:
LR power control for left rear lamp
RR power control for right rear lamp
(a) Write the equations for LR and RR. Assume that BR overrides EM and that LT and RT
override BR.
(b) Implement each function LR (BL, BR, EM, LT) and RR (BL, BR, EM, RT) with a 4-to-16-
line decoder and external OR gates.

Implement the Boolean function

with a 4-to-1-line multiplexer and external gates. Connect inputs A and B to the selection lines.
15 The input requirements for the four data lines will be a function of the variables C and D. The
values of these variables are obtained by expressing F as a function of C and D for each of the
four cases when AB = 00, 01, 10, and 11. These functions must be implemented with external
gates.

You might also like