CD74HC4067,

CD74HCT4067
Data sheet acquired from Harris Semiconductor
SCHS209C High-Speed CMOS Logic
February 1998 - Revised July 2003 16-Channel Analog Multiplexer/Demultiplexer

Features Description
• Wide Analog Input Voltage Range The CD74HC4067 and CD74HCT4067 devices are digitally
controlled analog switches that utilize silicon-gate CMOS
[ /Title • Low “ON” Resistance
technology to achieve operating speeds similar to LSTTL,
(CD74 - VCC = 4.5V. . . . . . . . . . . . . . . . . . . . . . . . . . . 70Ω (Typ) with the low power consumption of standard CMOS
HC406 - VCC = 6V . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60Ω (Typ) integrated circuits.
7, • Fast Switching and Propagation Speeds These analog multiplexers/demultiplexers control analog
CD74 voltages that may vary across the voltage supply range.
• “Break-Before-Make” Switching. . . . . 6ns (Typ) at 4.5V
They are bidirectional switches thus allowing any analog
HCT40 • Available in Both Narrow and Wide-Body Plastic input to be used as an output and vice-versa. The switches
67) Packages have low “on” resistance and low “off” leakages. In addition,
/Sub- • Fanout (Over Temperature Range)
these devices have an enable control which when high will
ject disable all switches to their “off” state.
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
(High- - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads Ordering Information
Speed
• Wide Operating Temperature Range . . . -55oC to 125oC TEMP. RANGE
CMOS PART NUMBER (oC) PACKAGE
• Balanced Propagation Delay and Transition Times
CD74HC4067E -55 to 125 24 Ld PDIP
• Significant Power Reduction Compared to LSTTL
Logic ICs CD74HC4067M -55 to 125 24 Ld SOIC

• HC Types CD74HC4067M96 -55 to 125 24 Ld SOIC

- 2V to 6V Operation CD74HC4067SM96 -55 to 125 24 Ld SSOP
- High Noise Immunity: NIL = 30%, NIH = 30% of VCC CD74HCT4067M -55 to 125 24 Ld SOIC
at VCC = 5V
NOTE: When ordering, use the entire part number. The suffix 96
• HCT Types denotes tape and reel.
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,
VIL= 0.8V (Max), VIH = 2V (Min)
- CMOS Input Compatibility, Il ≤ 1µA at VOL, VOH

Pinout
CD74HC4067 (PDIP, SOIC, SSOP)
CD74HCT4067 (SOIC)
TOP VIEW
COMMON
INPUT/OUTPUT 1 24 VCC
I7 2 23 I8
I6 3 22 I9
I5 4 21 I10
I4 5 20 I11
I3 6 19 I12
I2 7 18 I13
I1 8 17 I14
I0 9 16 I15
S0 10 15 E
S1 11 14 S2
GND 12 13 S3

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright © 2003, Texas Instruments Incorporated
1
 CD74HC4067, CD74HCT4067

Functional Diagram
I0
9
10
S0
11
S1 P N
14
S2
13
S3

BINARY 14 - OUTPUT CIRCUITS

1 OF 16 1 COMMON
SAME AS ABOVE
DECODER INPUT/
(WITH ANALOG INPUTS)
SN = 5 STAGES OUTPUT
I1 TO I14
E = 4 STAGES

P N

16
15
E I15

TRUTH TABLE

SELECTED
S0 S1 S2 S3 E CHANNEL

X X X X 1 None

0 0 0 0 0 0

1 0 0 0 0 1

0 1 0 0 0 2

1 1 0 0 0 3

0 0 1 0 0 4

1 0 1 0 0 5
0 1 1 0 0 6

1 1 1 0 0 7

0 0 0 1 0 8

1 0 0 1 0 9

0 1 0 1 0 10

1 1 0 1 0 11

0 0 1 1 0 12

1 0 1 1 0 13

0 1 1 1 0 14

1 1 1 1 0 15

H= High Level
L= Low Level
X= Don’t Care

2
 CD74HC4067, CD74HCT4067

Absolute Maximum Ratings Thermal Information

DC Supply Voltage, VCC Thermal Resistance (Typical) θJA (oC/W)
(Voltages Referenced to Ground) . . . . . . . . . . . . . . . . -0.5V to 7V E (PDIP) Package, Note 1 . . . . . . . . . . . . . . . . . . . . 67
DC Input Diode Current, IIK M (SOIC) Package, Note 2 . . . . . . . . . . . . . . . . . . . 46
For VI < -0.5V or VI > VCC + 0.5V . . . . . . . . . . . . . . . . . . . . . .±20mA SM (SSOP) Package, Note 2. . . . . . . . . . . . . . . . . . 63
DC Drain Current, IO Maximum Junction Temperature (Plastic Package) . . . . . . . . 150oC
For -0.5V < VO < VCC + 0.5V. . . . . . . . . . . . . . . . . . . . . . . . . .±25mA Maximum Storage Temperature Range . . . . . . . . . .-65oC to 150oC
DC Output Diode Current, IOK
For VO < -0.5V or VO > VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±20mA
DC Output Source or Sink Current per Output Pin, IO
For VO > -0.5V or VO < VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±25mA
DC VCC or Ground Current, ICC . . . . . . . . . . . . . . . . . . . . . . . . .±50mA

Operating Conditions
Temperature Range, TA . . . . . . . . . . . . . . . . . . . . . . -55oC to 125oC
Supply Voltage Range, VCC
HC Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2V to 6V
HCT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V
DC Input or Output Voltage, VI, VO . . . . . . . . . . . . . . . . . 0V to VCC
Input Rise and Fall Time
2V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1000ns (Max)
4.5V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500ns (Max)
6V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400ns (Max)
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:
1. The package thermal impedance is calculated in accordance with JESD 51-3.
2. The package thermal impedance is calculated in accordance with JESD 51-7.

DC Electrical Specifications
TEST
CONDITIONS 25oC -40oC TO 85oC -55oC TO 125oC
PARAMETER SYMBOL VI (V) VIS (V) VCC (V) MIN TYP MAX MIN MAX MIN MAX UNITS
HC TYPES
High Level Input VIH - - 2 1.5 - - 1.5 - 1.5 - V
Voltage
4.5 3.15 - - 3.15 - 3.15 - V
6 4.2 - - 4.2 - 4.2 - V
Low Level Input VIL - - 2 - - 0.5 - 0.5 - 0.5 V
Voltage
4.5 - - 1.35 - 1.35 - 1.35 V
6 - - 1.8 - 1.8 - 1.8 V
Maximum “ON” RON VCC or VCC or 4.5 - 70 160 - 200 - 240 Ω
Resistance GND GND
6 - 60 140 - 175 - 210 Ω
IO = 1mA
VCC to VCC to 4.5 - 90 180 - 225 - 270 Ω
GND GND
6 - 80 160 - 200 - 240 Ω
Maximum “ON” ∆RON - - 4.5 - 10 - - - - - Ω
Resistance Between
6 - 8.5 - - - - - Ω
Any Two Switches
Switch “Off” Leakage IIZ E = VCC VCC or 6 - - ±0.8 - ±8 - ±8 µA
Current GND
16 Channels
Logic Input Leakage II VCC or - 6 - - ±0.1 - ±1 - ±1 µA
Current GND

3
 CD74HC4067, CD74HCT4067

DC Electrical Specifications (Continued)

TEST
CONDITIONS 25oC -40oC TO 85oC -55oC TO 125oC
PARAMETER SYMBOL VI (V) VIS (V) VCC (V) MIN TYP MAX MIN MAX MIN MAX UNITS
Quiescent Device ICC VCC or - 6 - - 8 - 80 - 160 µA
Current GND
IO = 0mA
HCT TYPES
High Level Input VIH - - 4.5 2 - - 2 - 2 - V
Voltage
Low Level Input VIL - - 4.5 - - 0.8 - 0.8 - 0.8 V
Voltage
Maximum “ON” RON VCC or VCC or 4.5 - 70 160 - 200 - 240 Ω
Resistance GND GND
IO = 1mA
VCC to VCC to 4.5 - 90 180 - 225 - 270 Ω
GND GND
Maximum “ON” ∆RON - - 4.5 - 10 - - - - - Ω
Resistance Between
Any Two Switches
Switch “Off” Leakage IIZ E = VCC VCC or 6 - - ±0.8 - ±8 - ±8 µA
Current GND
16 Channels
Logic Input Leakage II VCC or - 6 - - ±0.1 - ±1 - ±1 µA
Current GND
(Note 3)
Quiescent Device ICC VCC or - 6 - - 8 - 80 - 160 µA
Current GND
Additional Quiescent ∆ICC VCC - - - 100 360 - 450 - 490 µA
Device Current Per (Note 4) -2.1
Input Pin: 1 Unit Load
NOTES:
3. Any voltage between VCC and GND.
4. For dual-supply systems theoretical worst case (VI = 2.4V, VCC = 5.5V) specification is 1.8mA.
HCT Input Loading Table
INPUT UNIT LOAD
S0 - S3 0.5
E 0.3
NOTE: Unit Load is ∆ICC limit specified in DC Electrical Specifica-
tions table, e.g., 360µA max at 25oC.

Switching Specifications Input tr, tf = 6ns

25oC -40oC TO 85oC -55oC TO 125oC
TEST VCC
PARAMETER SYMBOL CONDITIONS (V) MIN TYP MAX MIN MAX MIN MAX UNITS
HC TYPES
Propagation Delay Time tPLH, tPHL CL = 50pF 2 - - 75 - 95 - 110 ns
Switch In to Out
4.5 - - 15 - 19 - 22 ns
6 - - 13 - 16 - 19 ns
CL = 15pF 5 - 6 - - - - - ns

4
 CD74HC4067, CD74HCT4067

Switching Specifications Input tr, tf = 6ns (Continued)

25oC -40oC TO 85oC -55oC TO 125oC

TEST VCC
PARAMETER SYMBOL CONDITIONS (V) MIN TYP MAX MIN MAX MIN MAX UNITS
Switch Turn On tPZH, tPZL CL = 50pF 2 - - 275 - 345 - 415 ns
E to Out
4.5 - - 55 - 69 - 83 ns
6 - - 47 - 59 - 71 ns
CL = 15pF 5 - 23 - - - - - ns
Switch Turn On tPZH, tPZL CL = 50pF 2 - - 300 - 375 - 450 ns
Sn to Out
4.5 - - 60 - 75 - 90 ns
6 - - 51 - 64 - 76 ns
CL = 15pF 5 - 25 - - - - - ns
Switch Turn Off tPHZ, tPLZ CL = 50pF 2 - - 275 - 345 - 415 ns
E to Out
4.5 - - 55 - 69 - 83 ns
6 - - 47 - 59 - 71 ns
CL = 15pF 5 - 23 - - - - - ns
Switch Turn Off tPHZ, tPLZ CL = 50pF 2 - - 290 - 365 - 435 ns
Sn to Out
4.5 - - 58 - 73 - 87 ns
6 - - 49 - 62 - 74 ns
CL = 50pF 5 - 21 - - - - - ns
Input (Control) Capacitance CI - - - - 10 - 10 - 10 pF
Power Dissipation Capacitance CPD - 5 - 93 - - - - - pF
(Notes 5, 6)
HCT TYPES
Propagation Delay Time tPLH, tPHL CL = 50pF 4.5 - - 15 - 19 - 22 ns
Switch In to Out
CL = 15pF 5 - 6 - - - - - ns
Switch Turn On tPZH, tPZL CL = 50pF 4.5 - - 60 - 75 - 90 ns
E to Out
CL = 15pF 5 - 25 - - - - - ns
Switch Turn On tPZH, tPZL CL = 50pF 4.5 - - 60 - 75 - 90 ns
Sn to Out
CL = 15pF 5 - 25 - - - - - ns
Switch Turn Off tPHZ, tPLZ CL = 50pF 4.5 - - 55 - 69 - 83 ns
E to Out
CL = 15pF 5 - 23 - - - - - ns
Switch Turn Off tPHZ, tPLZ CL = 50pF 4.5 - - 58 - 73 - 87 ns
Sn to Out
CL = 15pF 5 - 21 - - - - - ns
Input (Control) Capacitance CI - - - - 10 - 10 - 10 pF
Power Dissipation Capacitance CPD - 5 - 96 - - - - - pF
(Notes 5, 6)
NOTES:
5. CPD is used to determine the dynamic power consumption, per package.
6. PD = CPD VCC2 fi + Σ (CL + CS) VCC2 fo where fi = input frequency, fo = output frequency, CL = output load capacitance, CS = switch
capacitance, VCC = supply voltage.

5
 CD74HC4067, CD74HCT4067

Analog Channel Specifications TA = 25oC

PARAMETER TEST CONDITIONS VCC (V) HC/HCT UNITS

Switch Frequency Response Bandwidth at -3dB (Figure 2) Figure 4, Notes 7, 8 4.5 89 MHz

Sine Wave Distortion Figure 5 4.5 0.051 %

Feedthrough Noise Figure 6, Notes 8, 9 4.5 TBE mV

E to Switch

Feedthrough Noise TBE mV

S to Switch

Switch “OFF” Signal Feedthrough (Figure 3) Figure 7 4.5 -75 dB

Switch Input Capacitance, CS - 5 pF

Common Capacitance, CCOM - 50 pF

NOTES:
7. Adjust input level for 0dBm at output, f = 1MHz.
8. VIS is centered at VCC/2.
9. Adjust input for 0dBm at VIS.

Typical Performance Curves

140 0
TA = 25oC, GND = 0V
-1
120
-2
“ON” RESISTANCE, RON (Ω)

100
-3
UNITS (dB)

80 -4

-5
60
-6

40 VCC = 4.5V -7

-8
20 VCC = 4.5V
-9 RL = 50Ω
TA = 25oC
0 -10
0 1 2 3 4 5 6 7 8 9 10 104 105 106 107 108
INPUT SIGNAL VOLTAGE, VIS (V) FREQUENCY, f (Hz)

FIGURE 1. TYPICAL “ON” RESISTANCE vs INPUT SIGNAL FIGURE 2. TYPICAL SWITCH FREQUENCY RESPONSE
VOLTAGE

0
SWITCH-OFF SIGNAL FEEDTHROUGH (dB)

VCC = 4.5V
-10 RL = 50Ω
TA = 25oC
-20

-30

-40

-50

-60

-70

-80

-90

-100
104 105 106 107 108
FREQUENCY, f (Hz)

FIGURE 3. TYPICAL SWITCH-OFF SIGNAL FEEDTHROUGH vs FREQUENCY

6
 CD74HC4067, CD74HCT4067

Analog Test Circuits

VCC VCC

SINE
0.1µF VOS WAVE 10µF SWITCH VOS
SWITCH VIS
VIS ON ON

50Ω 10pF 10kΩ 50pF

dB DISTORTION
METER METER
VCC/2 VCC/2

fIS = 1kHz TO 10kHz

FIGURE 4. FREQUENCY RESPONSE TEST CIRCUIT FIGURE 5. SINE WAVE DISTORTION TEST CIRCUIT

VCC fIS ≥ 1MHz SINEWAVE

VCC R = 50Ω
VC = VIL
C = 10pF
600Ω SWITCH 0.1µF VOS
ALTERNATING SWITCH
ON AND OFF VOS VIS OFF
tr, tf ≤ 6ns 600Ω
fCONT = 1MHz 10pF R R C
50% DUTY dB
CYCLE SCOPE METER
VCC/2 VCC/2 VCC/2

FIGURE 6. CONTROL-TO-SWITCH FEEDTHROUGH NOISE FIGURE 7. SWITCH OFF SIGNAL FEEDTHROUGH TEST
TEST CIRCUIT CIRCUIT

Test Circuits and Waveforms

tr = 6ns tf = 6ns tr = 6ns tf = 6ns

VCC 3V
90% 2.7V
INPUT 50% INPUT 1.3V
10% GND 0.3V GND

tTHL tTLH tTHL tTLH

90% 90%
50% 1.3V
INVERTING 10% INVERTING
10%
OUTPUT OUTPUT
tPHL tPLH tPHL tPLH

FIGURE 8. HC TRANSITION TIMES AND PROPAGATION FIGURE 9. HCT TRANSITION TIMES AND PROPAGATION
DELAY TIMES, COMBINATION LOGIC DELAY TIMES, COMBINATION LOGIC

7
 PACKAGE OPTION ADDENDUM

www.ti.com 25-Jun-2024

PACKAGING INFORMATION

Orderable Device Status Package Type Package Pins Package Eco Plan Lead finish/ MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) Ball material (3) (4/5)
(6)

CD74HC4067M96 ACTIVE SOIC DW 24 2000 RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -55 to 125 HC4067M Samples

CD74HC4067SM96 ACTIVE SSOP DB 24 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HP4067 Samples

CD74HC4067SM96E4 ACTIVE SSOP DB 24 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HP4067 Samples

CD74HC4067SM96G4 ACTIVE SSOP DB 24 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HP4067 Samples

CD74HCT4067M ACTIVE SOIC DW 24 25 RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HCT4067M Samples

CD74HCT4067ME4 ACTIVE SOIC DW 24 25 RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HCT4067M Samples

CD74HCT4067MG4 ACTIVE SOIC DW 24 25 RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HCT4067M Samples

(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.

(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.

Addendum-Page 1
 PACKAGE OPTION ADDENDUM

www.ti.com 25-Jun-2024

(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD74HCT4067 :

• Automotive : CD74HCT4067-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

Addendum-Page 2
 PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2024

TAPE AND REEL INFORMATION

REEL DIMENSIONS TAPE DIMENSIONS

K0 P1

B0 W
Reel
Diameter
Cavity A0
A0 Dimension designed to accommodate the component width
B0 Dimension designed to accommodate the component length
K0 Dimension designed to accommodate the component thickness
W Overall width of the carrier tape
P1 Pitch between successive cavity centers

Reel Width (W1)

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Sprocket Holes

Q1 Q2 Q1 Q2

Q3 Q4 Q3 Q4 User Direction of Feed

Pocket Quadrants

*All dimensions are nominal

Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1
Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
CD74HC4067M96 SOIC DW 24 2000 330.0 24.4 10.75 15.7 2.7 12.0 24.0 Q1
CD74HC4067SM96 SSOP DB 24 2000 330.0 16.4 8.2 8.8 2.5 12.0 16.0 Q1

Pack Materials-Page 1
 PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2024

TAPE AND REEL BOX DIMENSIONS

Width (mm)
H
W

*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
CD74HC4067M96 SOIC DW 24 2000 350.0 350.0 43.0
CD74HC4067SM96 SSOP DB 24 2000 356.0 356.0 35.0

Pack Materials-Page 2
 PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2024

TUBE

T - Tube
height L - Tube length

W - Tube
width

B - Alignment groove width

*All dimensions are nominal

Device Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)
CD74HCT4067M DW SOIC 24 25 506.98 12.7 4826 6.6
CD74HCT4067ME4 DW SOIC 24 25 506.98 12.7 4826 6.6
CD74HCT4067MG4 DW SOIC 24 25 506.98 12.7 4826 6.6

Pack Materials-Page 3
 MECHANICAL DATA

MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001

DB (R-PDSO-G**) PLASTIC SMALL-OUTLINE

28 PINS SHOWN

0,38
0,65 0,15 M
0,22
28 15

0,25
0,09
5,60 8,20
5,00 7,40

Gage Plane

1 14 0,25

A 0°–ā8° 0,95
0,55

Seating Plane

2,00 MAX 0,05 MIN 0,10

PINS **
14 16 20 24 28 30 38
DIM

A MAX 6,50 6,50 7,50 8,50 10,50 10,50 12,90

A MIN 5,90 5,90 6,90 7,90 9,90 9,90 12,30

4040065 /E 12/01

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-150

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

 IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated