0% found this document useful (0 votes)
17 views6 pages

SN74AS02

The document provides specifications for the SN54ALS02A, SN54AS02, SN74ALS02A, and SN74AS02, which are quadruple 2-input positive-NOR gates. It includes details on package options, operating temperature ranges, electrical characteristics, and absolute maximum ratings. The devices are characterized for military and commercial temperature ranges and are designed for various applications in digital logic circuits.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
17 views6 pages

SN74AS02

The document provides specifications for the SN54ALS02A, SN54AS02, SN74ALS02A, and SN74AS02, which are quadruple 2-input positive-NOR gates. It includes details on package options, operating temperature ranges, electrical characteristics, and absolute maximum ratings. The devices are characterized for military and commercial temperature ranges and are designed for various applications in digital logic circuits.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 6

SN54ALS02A, SN54AS02, SN74ALS02A, SN74AS02

QUADRUPLE 2-INPUT POSITIVE-NOR GATES


SDAS111B – APRIL 1982 – REVISED DECEMBER 1994

• Package Options Include Plastic SN54ALS02A, SN54AS02 . . . J PACKAGE


Small-Outline (D) Packages, Ceramic Chip SN74ALS02A, SN74AS02 . . . D OR N PACKAGE
(TOP VIEW)
Carriers (FK), and Standard Plastic (N) and
Ceramic (J) 300-mil DIPs
1Y 1 14 VCC
description 1A 2 13 4Y
1B 3 12 4B
These devices contain four independent 2-input 2Y 4 11 4A
positive-NOR gates. They perform the Boolean 2A 5 10 3Y
functions Y = A + B or Y = A • B in positive logic. 2B 6 9 3B
GND 7 8 3A
The SN54ALS02A and SN54AS02 are
characterized for operation over the full military
temperature range of – 55°C to 125°C. The SN54ALS02A, SN54AS02 . . . FK PACKAGE
SN74ALS02A and SN74AS02 are characterized (TOP VIEW)
for operation from 0°C to 70°C.

VCC
NC
1A
1Y

4Y
FUNCTION TABLE
(each gate) 3 2 1 20 19
1B 4 18 4B
INPUTS OUTPUT
NC 5 17 NC
A B Y
2Y 6 16 4A
H X L NC NC
7 15
X H L 2A 8 14 3Y
L L H 9 10 11 12 13

GND
2B

3A
3B
NC
NC – No internal connection

logic symbol† logic diagram (positive logic)


2 2
1A ≥1 1 1A 1
3 1Y 3 1Y
1B 1B
5 5
2A 4 2A 4
6 2Y 6 2Y
2B 2B
8 8
3A 10 3A 10
9 3Y 9 3Y
3B 3B
11 11
4A 13 4A 13
12 4Y 12 4Y
4B 4B

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and


IEC Publication 617-12.
Pin numbers shown are for the D, J, and N packages.

PRODUCTION DATA information is current as of publication date. Copyright  1994, Texas Instruments Incorporated
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1


SN54ALS02A, SN54AS02, SN74ALS02A, SN74AS02
QUADRUPLE 2-INPUT POSITIVE-NOR GATES
SDAS111B – APRIL 1982 – REVISED DECEMBER 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
Input voltage, VI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
Operating free-air temperature range, TA: SN54ALS02A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 55°C to 125°C
SN74ALS02A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions


SN54ALS02A SN74ALS02A
UNIT
MIN NOM MAX MIN NOM MAX
VCC Supply voltage 4.5 5 5.5 4.5 5 5.5 V
VIH High-level input voltage 2 2 V
0.8‡ 0.8
VIL Low level input voltage
Low-level V
0.7§
IOH High-level output current – 0.4 – 0.4 mA
IOL Low-level output current 4 8 mA
TA Operating free-air temperature – 55 125 0 70 °C
‡ Applies over temperature range – 55°C to 70°C
§ Applies over temperature range 70°C to 125°C

electrical characteristics over recommended operating free-air temperature range (unless


otherwise noted)
SN54ALS02A SN74ALS02A
PARAMETER TEST CONDITIONS UNIT
MIN TYP¶ MAX MIN TYP¶ MAX
VIK VCC = 4.5 V, II = –18 mA –1.5 –1.5 V
VOH VCC = 4.5 V to 5.5 V, IOH = – 0.4 mA VCC – 2 VCC – 2 V
IOL = 4 mA 0.25 0.4 0.25 0.4
VOL VCC = 4 5V
4.5 V
IOL = 8 mA 0.35 0.5
II VCC = 5.5 V, VI = 7 V 0.1 0.1 mA
IIH VCC = 5.5 V, VI = 2.7 V 20 20 µA
IIL VCC = 5.5 V, VI = 0.4 V – 0.1 – 0.1 mA
IO# VCC = 5.5 V, VO = 2.25 V – 20 – 112 – 30 – 112 mA
ICCH VCC = 5.5 V, VI = 0 0.86 2.2 0.86 2.2 mA
ICCL VCC = 5.5 V, VI = 4.5 V 2.16 4 mA 2.16 4
¶ All typical values are at VCC = 5 V, TA = 25°C.
# The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN54ALS02A, SN54AS02, SN74ALS02A, SN74AS02
QUADRUPLE 2-INPUT POSITIVE-NOR GATES
SDAS111B – APRIL 1982 – REVISED DECEMBER 1994

switching characteristics (see Figure 1)


VCC = 4.5 V to 5.5 V,
CL = 50 pF,
FROM TO RL = 500 Ω,
PARAMETER
(INPUT) (OUTPUT) TA = MIN to MAX† UNIT
SN54ALS02A SN74ALS02A
MIN MAX MIN MAX
tPLH 1 16 1 12
A or B Y ns
tPHL 1 11 1 10
† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡
Supply voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
Input voltage, VI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
Operating free-air temperature range, TA: SN54AS02 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 55°C to 125°C
SN74AS02 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C
‡ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions


SN54AS02 SN74AS02
UNIT
MIN NOM MAX MIN NOM MAX
VCC Supply voltage 4.5 5 5.5 4.5 5 5.5 V
VIH High-level input voltage 2 2 V
VIL Low-level input voltage 0.8 0.8 V
IOH High-level output current –2 –2 mA
IOL Low-level output current 20 20 mA
TA Operating free-air temperature – 55 125 0 70 °C

electrical characteristics over recommended operating free-air temperature range (unless


otherwise noted)
SN54AS02 SN74AS02
PARAMETER TEST CONDITIONS UNIT
MIN TYP§ MAX MIN TYP§ MAX
VIK VCC = 4.5 V, II = –18 mA –1.2 –1.2 V
VOH VCC = 4.5 V to 5.5 V, IOH = – 2 mA VCC – 2 VCC – 2 V
VOL VCC = 4.5 V, IOL = 20 mA 0.35 0.5 0.35 0.5 V
II VCC = 5.5 V, VI = 7 V 0.1 0.1 mA
IIH VCC = 5.5 V, VI = 2.7 V 20 20 µA
IIL VCC = 5.5 V, VI = 0.4 V – 0.5 – 0.5 mA
IO¶ VCC = 5.5 V, VO = 2.25 V – 30 – 112 – 30 – 112 mA
ICCH VCC = 5.5 V, VI = 0 3.7 5.9 3.7 5.9 mA
ICCL VCC = 5.5 V, VI = 4.5 V 12.5 20.1 12.5 20.1 mA
§ All typical values are at VCC = 5 V, TA = 25°C.
¶ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 3


SN54ALS02A, SN54AS02, SN74ALS02A, SN74AS02
QUADRUPLE 2-INPUT POSITIVE-NOR GATES
SDAS111B – APRIL 1982 – REVISED DECEMBER 1994

switching characteristics (see Figure 1)


VCC = 4.5 V to 5.5 V,
CL = 50 pF,
FROM TO RL = 500 Ω,
PARAMETER
(INPUT) (OUTPUT) TA = MIN to MAX† UNIT
SN54AS02 SN74AS02
MIN MAX MIN MAX
tPLH 1 6 1 4.5
A or B Y ns
tPHL 1 5 1 4.5
† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN54ALS02A, SN54AS02, SN74ALS02A, SN74AS02
QUADRUPLE 2-INPUT POSITIVE-NOR GATES
SDAS111B – APRIL 1982 – REVISED DECEMBER 1994

PARAMETER MEASUREMENT INFORMATION


SERIES 54ALS/74ALS AND 54AS/74AS DEVICES
7V
VCC RL = R1 = R2

S1
RL
R1
From Output Test From Output Test From Output Test
Under Test Point Under Test Point Under Test Point
CL RL CL
CL R2
(see Note A) (see Note A)
(see Note A)

LOAD CIRCUIT FOR


BI-STATE LOAD CIRCUIT LOAD CIRCUIT
TOTEM-POLE OUTPUTS FOR OPEN-COLLECTOR OUTPUTS FOR 3-STATE OUTPUTS

Timing 3.5 V High-Level 3.5 V


Input 1.3 V Pulse 1.3 V 1.3 V
0.3 V 0.3 V
th tw
tsu
3.5 V 3.5 V
Data Low-Level
Input 1.3 V 1.3 V 1.3 V 1.3 V
Pulse
0.3 V 0.3 V

VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS


SETUP AND HOLD TIMES PULSE DURATIONS

3.5 V
Output
Control 1.3 V 1.3 V
(low-level
enabling) 0.3 V 3.5 V
tPZL Input 1.3 V 1.3 V
tPLZ
[3.5 V 0.3 V
tPHL
Waveform 1 tPLH
S1 Closed 1.3 V
In-Phase VOH
(see Note B) 1.3 V 1.3 V
VOL Output
tPHZ 0.3 V VOL
tPZH tPLH
VOH tPHL
Waveform 2 VOH
Out-of-Phase
S1 Open 1.3 V 0.3 V 1.3 V 1.3 V
Output
(see Note B)
[0 V (see Note C) VOL

VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS


ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS PROPAGATION DELAY TIMES

NOTES: A. CL includes probe and jig capacitance.


B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
D. All input pulses have the following characteristics: PRR ≤ 1 MHz, tr = tf = 2 ns, duty cycle = 50%.
E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 5


IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF


DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO
BE FULLY AT THE CUSTOMER’S RISK.

In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.

Copyright  1998, Texas Instruments Incorporated

You might also like