Skip to content
View chonwhite's full-sized avatar
🎯
Focusing
🎯
Focusing

Organizations

@edgeboard

Block or report chonwhite

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

C++ to Zig bindings and transpiler

C++ 126 11 Updated Apr 6, 2025

Modern pure python C++ header parser

Python 150 30 Updated Jun 14, 2026

Scala bindings for LibTorch

Scala 135 7 Updated Nov 10, 2022

Zig bindings for Win32 generated by https://github.com/marlersoft/zigwin32gen

Zig 432 66 Updated Apr 20, 2026

TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples

Python 72 9 Updated Nov 1, 2023

Window handling library in pure Rust

Rust 6,011 1,239 Updated Jun 15, 2026

Audio playback and capture library written in C, in a single source file.

C 6,902 570 Updated May 10, 2026

C library for cross-platform real-time audio input and output

C 2,089 253 Updated Jan 13, 2025

Slint is an open-source declarative GUI toolkit to build native user interfaces for Rust, C++, JavaScript, or Python apps.

Rust 22,915 908 Updated Jun 16, 2026

Experimental operating system written in Zig

Zig 531 29 Updated Sep 21, 2025

Zig-based implementation of tensors

Zig 60 4 Updated Oct 29, 2024

The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core

C 523 186 Updated Jun 8, 2026

Distribute and run LLMs with a single file.

C++ 24,979 1,392 Updated Jun 9, 2026

Custom CSS theme for doxygen html-documentation with lots of customization parameters.

CSS 1,383 140 Updated May 31, 2026

OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.

Python 1,832 436 Updated Mar 25, 2026

https://caravel-user-project.readthedocs.io

Verilog 5 1 Updated Jun 18, 2021

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog 12,594 1,202 Updated Aug 18, 2024

Ultra fast C++11 allocator for STL containers.

C++ 271 24 Updated Jan 3, 2022

Tiny Code Generator Library

C 47 24 Updated Jan 16, 2021
HTML 2 Updated Sep 30, 2023

Write a simple interpreter of C. Inspired by c4 and largely based on it.

C 4,371 774 Updated Nov 22, 2025

Examples for the Lushay Labs tang nano 9k series

GLSL 140 23 Updated Jun 12, 2024

Learning FPGA, yosys, nextpnr, and RISC-V

C++ 3,549 333 Updated Nov 18, 2025

Hardware Description Languages

1,153 108 Updated Apr 6, 2026

A hobby operating system written in Zig & C, a modification of some UNIX ideas.

Zig 151 11 Updated Mar 16, 2025

A tiny hand crafted CPU emulator, C compiler, and Operating System

C 1,115 121 Updated Dec 16, 2020

A tiny C header-only risc-v emulator.

C 2,121 165 Updated Dec 21, 2025

C in four functions

C 10,723 1,495 Updated Dec 26, 2023

🤘 TT-NN operator library, and TT-Metalium low level kernel programming model.

C++ 1,523 502 Updated Jun 16, 2026
Next