FPGA & Analog IC Design Engineer
- Germany
-
16:36
(UTC +02:00) - https://orcid.org/0000-0001-9236-4175
- in/kadirufukkandira
Pinned Loading
-
fpga-verification-demo
fpga-verification-demo PublicFPGA verification demo using VHDL, VUnit, and SymbiYosys with GitHub Actions CI integration.
VHDL 1
-
FPGA-and-Digital-Design-Projects
FPGA-and-Digital-Design-Projects PublicI am Kadir Ufuk Kandıra a Microelectronics engineer and Master of Science graduate from Hamburg University of Technology. This is my portfolio for FPGA and digital design. Here I share the FPGA/dig…
Verilog
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.