Skip to content
View laudominik's full-sized avatar
🫀
🫀
36 followers · 19 following

Achievements

Achievement: Pull Sharkx2Achievement: Pair ExtraordinaireAchievement: YOLOAchievement: QuickdrawAchievement: StarstruckAchievement: Arctic Code Vault Contributor

Achievements

Achievement: Pull Sharkx2Achievement: Pair ExtraordinaireAchievement: YOLOAchievement: QuickdrawAchievement: StarstruckAchievement: Arctic Code Vault Contributor

Block or report laudominik

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

4 stars written in Verilog
Clear filter

darklife / darkriscv

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Verilog 2,570 325 Updated May 12, 2026

alexforencich / verilog-axi

Verilog AXI components for FPGA implementation

Verilog 2,075 534 Updated Feb 27, 2025

olofk / serv

SERV - The SErial RISC-V CPU

Verilog 1,814 252 Updated Jun 17, 2026

8krisv / CNN-ACCELERATOR

Hardware accelerator for convolutional neural networks

Verilog 74 12 Updated Aug 9, 2022