Compact and Efficient RISC-V RV32I[MAFC] emulator
-
Updated
May 21, 2026 - C
Compact and Efficient RISC-V RV32I[MAFC] emulator
A custom RISC-V (RV32IMF) soft-core, "Hornet", implemented on Artix-7 FPGA for Edge AI and Network Intrusion Detection.
Web-based RISC-V (RV32IMF) SoC simulator & assembler — CPU, MMU, cache, TileLink bus, DMA and peripherals, for learning computer architecture.
Build a 5-stage RV32IMF RISC-V SoC for FPGA, with floating-point support for edge AI and Xilinx Artix-7 boards
Add a description, image, and links to the rv32imf topic page so that developers can more easily learn about it.
To associate your repository with the rv32imf topic, visit your repo's landing page and select "manage topics."