Skip to content
View Antonyt80's full-sized avatar
  • Pacific Northwest National Laboratory
  • Richland

Block or report Antonyt80

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results
C++ 1 Updated Aug 21, 2025
C++ 58 14 Updated Jul 1, 2025
Python 1 Updated Jan 23, 2025

Universal Memory Interface (UMI)

Verilog 159 17 Updated May 13, 2026

Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy

C 412 140 Updated May 19, 2026
Shell 33 8 Updated Jan 24, 2020

List of awesome open source hardware projects

Python 360 31 Updated Jan 2, 2023
Shell 44 5 Updated Jan 26, 2020

Scalable High-performance Algorithms and Data-structures

C++ 136 36 Updated Dec 5, 2025

List of awesome open source hardware tools, generators, and reusable designs

Python 2,338 227 Updated Mar 2, 2026

PandA-bambu public repository

C++ 332 64 Updated Feb 10, 2026

OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.

Verilog 173 27 Updated Mar 4, 2026

White Paper outlining some of our goals

TeX 9 1 Updated Oct 28, 2020

ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges off-chip and creates high-level APIs using the type data.

C# 35 5 Updated Sep 30, 2020

Circuit IR Compilers and Tools

C++ 2,135 467 Updated May 20, 2026

Multi-heuristics optimization for approximating BC on large-scale graphs on Multi-GPUs

C 1 Updated May 12, 2023

Global Memory and Threading runtime system

C 25 9 Updated Dec 10, 2025