A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models

Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA

Implementation in VHDL of the Sobel edge detection operator