Skip to content
View Yokeung's full-sized avatar

Block or report Yokeung

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

【2024年新版】国科大 陈云霁 智能计算系统AICS实验代码

Python 568 48 Updated Mar 27, 2026

基于C#、WPF、Prism、MaterialDesign、HandyControl开发的通讯调试工具。支持Modbus Rtu调试、Mqtt调试、TCP调试、串口调试、UDP调试

C# 605 138 Updated Mar 29, 2026

GRLIB GPL support for Digilent CMOD A7 35T board

VHDL 5 1 Updated Jan 5, 2020

AISystem 主要是指AI系统,包括AI芯片、AI编译器、AI推理和训练框架等AI全栈底层技术

Jupyter Notebook 16,560 2,349 Updated Sep 3, 2025

ORB SLAM 2 + FPGA for Raspberry Pi 4.

C++ 16 Updated Jan 11, 2026
C++ 71 26 Updated Aug 14, 2020

tinyVision.ai Vision & Sensor FPGA System on Module

Verilog 47 12 Updated Jun 23, 2021

[NeurIPS 2020] MCUNet: Tiny Deep Learning on IoT Devices; [NeurIPS 2021] MCUNetV2: Memory-Efficient Patch-based Inference for Tiny Deep Learning; [NeurIPS 2022] MCUNetV3: On-Device Training Under 2…

C 934 157 Updated Nov 27, 2024

Machine Learning Systems

JavaScript 23,439 2,802 Updated Apr 6, 2026

Open-source high-performance RISC-V processor

Scala 6,956 890 Updated Apr 6, 2026

Quad cluster of RISC-V cores with peripherals and local memory

Verilog 24 11 Updated Feb 3, 2022

Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.

Verilog 388 103 Updated Feb 26, 2025

RMSC with operating frequency of 300MHz. Coded, simulated and synthesized on Verilog RTL 72 stages Pipelining of division and square root block producing the result using a synchronous FIFO. Tools …

Verilog 10 5 Updated Sep 21, 2015

使用SIFT特性进行图像融合,当然还是用python 和 openCV

Python 27 6 Updated Jul 22, 2017

Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.

C++ 379 60 Updated Jan 20, 2025

OpenXuantie - OpenC910 Core

Verilog 1,422 378 Updated Jun 28, 2024

和我一步一步实现一个最简单的、带数据前推及流水线暂停的32位静态五级流水MIPS

84 13 Updated Nov 21, 2020

Minimal HW-based demo of GPUDirect RDMA on NVIDIA Jetson AGX Xavier running L4T

Tcl 209 55 Updated Jul 15, 2024

Rocket Chip Generator

Scala 3,734 1,247 Updated Feb 25, 2026

Flexible Intermediate Representation for RTL

Scala 749 180 Updated Aug 20, 2024
Verilog 7 Updated Nov 21, 2018

An open source GPU based off of the AMD Southern Islands ISA.

Verilog 1,359 270 Updated Aug 18, 2025

XLS: Accelerated HW Synthesis

C++ 1,463 226 Updated Apr 5, 2026

An open source high level synthesis (HLS) tool built on top of LLVM

C++ 128 20 Updated Jun 11, 2024

Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".

C++ 206 46 Updated Nov 14, 2021

Light-weighted neural network inference for object detection on small-scale FPGA board

Jupyter Notebook 93 35 Updated May 25, 2019

Hands-On GPU Accelerated Computer Vision with OpenCV and CUDA, published by Packt

C++ 659 230 Updated Jan 30, 2023

A Brief Introduction to Data Structures

C++ 545 74 Updated May 28, 2025

高性能编程 笔记

Cuda 169 36 Updated May 20, 2022
Next