Skip to content
View neggles's full-sized avatar
🐈
cat stuff, mostly
🐈
cat stuff, mostly

Block or report neggles

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

3 stars written in VHDL
Clear filter

Develop an end-to-end hypothetical reference model, network architectures, precision time tools, performance objectives and the methods to distribute, operate, monitor time synchronization within d…

VHDL 1,457 117 Updated Apr 10, 2026

Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)

VHDL 189 35 Updated Sep 9, 2023

LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.

VHDL 23 10 Updated Mar 3, 2026