Skip to content
View avelino's full-sized avatar

Sponsors

@devlikepro
@coderabbitai

Sponsoring

@raphamorim

Block or report avelino

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

2 results for source starred repositories written in Verilog
Clear filter

RTL, Cmodel, and testbench for NVDLA

Verilog 1,962 622 Updated Mar 2, 2022
Verilog 17 2 Updated Jul 21, 2017