Skip to content
View andreis's full-sized avatar

Block or report andreis

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

4 stars written in VHDL
Clear filter

A work-in-progress for what is to be a software-free web server for static content.

VHDL 796 43 Updated Jun 30, 2016

Game Boy hardware research

VHDL 245 11 Updated Aug 15, 2025

A rudimental RISCV CPU supporting RV32I instructions, in VHDL

VHDL 125 17 Updated Oct 13, 2020

Sigma-Delta Analog to Digital Converter in FPGA (VHDL)

VHDL 15 1 Updated Dec 19, 2017