Skip to content
View cih-y2k's full-sized avatar

Block or report cih-y2k

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
11 stars written in Verilog
Clear filter

Open source FPGA-based NIC and platform for in-network compute

Verilog 2,059 489 Updated Jul 5, 2024
Verilog 1,736 387 Updated Nov 5, 2025

An Open-source FPGA IP Generator

Verilog 1,012 180 Updated Nov 6, 2025

High performance motor control

Verilog 990 474 Updated May 13, 2022

3-stage RV32IMACZb* processor with debug

Verilog 949 69 Updated Oct 28, 2025

Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrollers (TFLM). . . . . . Online tutorial: https://google.githu…

Verilog 527 148 Updated Mar 26, 2025

VRoom! RISC-V CPU

Verilog 511 29 Updated Sep 2, 2024

Open source FPGA-based NIC and platform for in-network compute

Verilog 201 46 Updated May 4, 2024

Fearless hardware design

Verilog 183 11 Updated Aug 20, 2025

Standard Cell Library based Memory Compiler using FF/Latch cells

Verilog 161 34 Updated Oct 4, 2025

Open source FPGA-based NIC and platform for in-network compute

Verilog 1 Updated Apr 23, 2023