Skip to content
View fwcd's full-sized avatar

Organizations

@mixxxdj @swiftlang @swift-calendar @ProjectLighthouseCAU @archsink

Block or report fwcd

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

🧊 3D Printing and CAD

Software and hardware for 3D printing and CAD
19 repositories

🎧 Audio/Video Applications

Interesting audio/video/MIDI-processing applications.
90 repositories

🔉 Audio/Video Libraries

Audio/video/MIDI-processing libraries.
62 repositories

💻 Command Line Tools

CLI tools and utilities.
34 repositories

⚙️ Compilers

Compilers, interpreters, runtimes, debuggers, language servers and other programming language-specific tools
88 repositories

🪩 Computer Graphics

Interesting computer graphics projects, e.g. 3D renderers.
49 repositories

🐳 Containers, VMs and Emulation

Anything Docker/K8s or virtualization/emulation-related
38 repositories

✏️ Developer Tools

Applications for software development/programming, e.g. editors.
18 repositories
4 results for source starred repositories written in Verilog
Clear filter

SERV - The SErial RISC-V CPU

Verilog 1,668 231 Updated Oct 17, 2025

A small, light weight, RISC CPU soft core

Verilog 1,475 174 Updated Aug 9, 2025

Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our d…

Verilog 1,250 27 Updated Nov 5, 2025

RISC-V soft-core microcontroller for FPGA implementation

Verilog 186 24 Updated Oct 18, 2025