Skip to content
View fireghostwolf's full-sized avatar

Block or report fireghostwolf

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Nvidia/Mellanox Innova-2 Flex Open Programmable SmartNIC Setup and Usage Notes for XCKU15P FPGA Development

Tcl 77 10 Updated Mar 13, 2026

cz-git | czg 🛠️ DX first and more engineered, lightweight, customizable, standard output format Commitizen adapter and CLI

TypeScript 1,483 50 Updated Oct 11, 2025

dockerfile and scripts for eda (centos 7.9)

Dockerfile 5 1 Updated Jun 9, 2025

Verilog to Routing -- Open Source CAD Flow for FPGA Research

C++ 1,217 441 Updated Apr 17, 2026

sump3 logic analyzer

Python 42 4 Updated Feb 2, 2026

Open source ultrasound processing modules and building blocks

Jupyter Notebook 413 116 Updated Apr 8, 2026

A vscode extension for matlab.

TypeScript 62 8 Updated Aug 16, 2025

哔哩哔哩收藏夹嗅探器,定时下载特定收藏夹的新视频到本地

TypeScript 138 10 Updated Feb 13, 2024

Build your hardware, easily!

C 3,840 703 Updated Apr 8, 2026

全国各省市停贷通知汇总

HTML 20,465 2,098 Updated Jul 13, 2024

Collection of CMake scripts, TCL generation scripts, RTL cores and RTL code generators for FPGA implementations that wants to utilize RTL cores.

Python 6 4 Updated Oct 31, 2022

Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)

C++ 913 300 Updated Apr 15, 2026

Miui EU 本地化项目工具箱app

Java 587 37 Updated May 25, 2024

Bracket Colorizer Extension for VSCode

TypeScript 1,616 175 Updated Oct 26, 2023

Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro

Tcl 1,066 244 Updated Feb 14, 2026

my rc files

Vim Script 12 2 Updated Mar 16, 2016

在vscode上的数字设计开发插件

Verilog 395 24 Updated Jan 27, 2023

合成孔径雷达 相关。研究生期间学习 SAR/InSAR/PolSAR 相关的代码和总结,毕业后已经离开这个领域了。分享出来,仅此纪念。1)SAR: 成像算法,RD,CS,Radarsat-1数据成像处理。2)InSAR: 人造场景原始回波仿真、成像及干涉处理。包括平地场景和圆锥形场景。3)PolSAR: 极化定标算法,Whitt, PARC, Quegan, Ainsworth。详见 rea…

MATLAB 1,003 276 Updated Nov 19, 2023

Emergency toolset and some self used scripts

Python 125 50 Updated Jun 2, 2021

VSCode插件:自动生成,自动更新VSCode文件头部注释, 自动生成函数注释并支持提取函数参数,支持所有主流语言,文档齐全,使用简单,配置灵活方便,持续维护多年。

JavaScript 6,040 293 Updated Apr 19, 2023

🌊 Digital timing diagram rendering engine

JavaScript 3,384 402 Updated Apr 3, 2026

Repo for counting stars and contributing. Press F to pay respect to glorious developers.

275,891 20,900 Updated Aug 22, 2025

Automated builds of Visual Studio Code for Debian/Ubuntu on ARM

Dockerfile 65 12 Updated Jun 26, 2020

Sublime Text plugin for converting typographic cases

Python 4 Updated Jun 11, 2025

Predawn is a dark interface and syntax theme for Sublime Text and Atom.

CSS 1,799 159 Updated Oct 30, 2024

[DEPRECATED] A minimal dark Theme for Sublime Text 2 and 3

Perl 2,091 137 Updated Jul 11, 2023

SystemVerilog plugin for Sublime Text

Python 49 20 Updated Mar 28, 2026

🔧 Verilog plugin for Sublime Text 2/3. It helps to generate a simple testbench, instantiate a module, insert a user-header, repeat codes with formatted incremental/decremental numbers, etc.

Python 45 12 Updated Mar 27, 2026