Skip to content
View hzeller's full-sized avatar
  • München, Germany

Organizations

@google

Block or report hzeller

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

XLibre Xserver

C 4,436 226 Updated Apr 15, 2026

Linux kernel source tree

C 229,145 61,626 Updated Apr 16, 2026

Yosys SystemVerilog Parser - UHDM 2 RTLIL Yosys Pass

Verilog 5 Updated Apr 6, 2026
Rust 37 12 Updated Apr 15, 2026

A unit testing library which provides rich assertions, fixtures, and other advanced testing features. Inspired by Google's C++ testing library googletest.

Rust 409 28 Updated Apr 15, 2026

Generate bitstream from FPGA assembly.

C++ 27 4 Updated Feb 23, 2026

A modern port of Turbo Vision 2.0, the classical framework for text-based user interfaces. Now cross-platform and with Unicode support.

C++ 2,812 207 Updated Apr 4, 2026

The development kit for over a hundred z80 family machines - c compiler, assembler, linker, libraries.

Assembly 1,081 201 Updated Apr 14, 2026

D2 is a strongly-typed, statically-typed, (mostly) inferred-type compiled language.

Java 8 7 Updated Apr 6, 2026

PDP-1 shenanigans with modern tooling

C 20 Updated Oct 23, 2025

Ben's blog

Ruby 1 Updated Jul 7, 2024

A ground-up rebuild of the stock gridfinity bins in OpenSCAD

OpenSCAD 2,123 303 Updated Aug 31, 2025

VeeR EL2 Core

SystemVerilog 330 99 Updated Mar 12, 2026

clasp Common Lisp environment

Common Lisp 2,747 155 Updated Apr 15, 2026

A community-maintained Python framework for creating mathematical animations.

Python 37,794 2,779 Updated Apr 14, 2026

Making a complete KiCad Project from the Hackaday Supercon 2023 Vectorscope Badge

17 Updated Nov 10, 2023

The KiCAD web viewer

TypeScript 1,033 83 Updated Apr 13, 2026

SystemVerilog synthesis tool

Verilog 232 29 Updated Mar 10, 2025

The home of the CUE language! Validate and define text-based and dynamic configuration

Go 6,051 351 Updated Apr 15, 2026

Raspberry Pi PICO board + Lattice iCE40 FPGA's

HTML 200 31 Updated Jul 4, 2025

💻 C++ Functional Terminal User Interface. ❤️

C++ 9,949 577 Updated Apr 13, 2026

OpenType to BDF Converter (unofficial mirror)

C 61 17 Updated May 27, 2024

Details for building a USB keyboard and touchpad controller from an old laptop.

C++ 529 80 Updated Mar 30, 2026
C 7 Updated Dec 20, 2022

Bazel build rules for Flex

Starlark 17 8 Updated Apr 23, 2025

Bazel build rules for GNU M4

Starlark 18 15 Updated Apr 6, 2026

Bazel build rules for GNU Bison

Starlark 19 27 Updated Apr 24, 2025

FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC

Verilog 59 17 Updated Feb 3, 2023

Convert an image to a GDS format for inclusion in a zerotoasic project

Python 19 1 Updated Jun 16, 2022

Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

SystemVerilog 1,837 713 Updated Apr 14, 2026
Next