Skip to content
View honggui's full-sized avatar

Block or report honggui

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

10 stars written in VHDL
Clear filter

VHDL 2008/93/87 simulator

VHDL 2,781 408 Updated Mar 27, 2026

🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

VHDL 2,015 313 Updated Mar 23, 2026

A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the fut…

VHDL 1,368 550 Updated May 16, 2022

A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.

VHDL 712 59 Updated Mar 25, 2026

A simple RISC-V processor for use in FPGA designs.

VHDL 285 45 Updated Aug 19, 2024

DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM2 chips and DDR4 modules of different form factors. Six prot…

VHDL 116 21 Updated Aug 10, 2025

Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)

VHDL 70 14 Updated Feb 13, 2025

CAN with Flexible Data-rate IP Core developed at Department of Measurement of FEE CTU

VHDL 32 7 Updated Sep 15, 2022

JTAG Master

VHDL 2 2 Updated Jul 17, 2014