Skip to content
View kedar2017's full-sized avatar

Block or report kedar2017

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Focus on UALink usage cases interconnecting CPUs, GPUs, and memory pools. Leveraged from prior NetFPGA10GbE work, we scale to 200+Gbps with prioritized queueing between customized RISC-V and memory…

Verilog 7 5 Updated Feb 4, 2026

ICRA 2021 paper list

186 37 Updated Jun 19, 2021