4-year old Ph.D researcher interested in efficient and fast systems.
-
Keio University
- Tokyo, Japan
- https://sites.google.com/keio.jp/keio-csg/
Lists (2)
Sort Name ascending (A-Z)
Stars
3
results
for source starred repositories
written in Verilog
Clear filter
Verilog I2C interface for FPGA implementation
Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.