Skip to content
View louvinci's full-sized avatar

Block or report louvinci

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
louvinci/README.md
  • 👋 Hi, I’m louvinci, a phd student in USTC
  • 👀 I’m interested in FPGA accelerator design and neural network compression algorithm
  • 🌱 I’m currently learning DNN/Accelerator Co-design
  • 🧰 languages: C, HLS, Python, Verilog
  • ⚡ tools: Pytorch and Vitis

Pinned Loading

  1. vitis_workflow_yunji vitis_workflow_yunji Public

    Forked from YunjiQin/vitis_workflow

  2. PACT-Quantization PACT-Quantization Public

    Quantization (QAT) Demo on CIFAR10

    Python 17 1

  3. HLStoFPGA HLStoFPGA Public

    ZCU104, Vitis, Tutorial

    C 3

  4. BlockPU BlockPU Public

    DW+PW+PW hls core

    C++ 3

  5. Deploy_FFT_Vitis_demo Deploy_FFT_Vitis_demo Public

    C++ 1 1

  6. ViT-Accelerator-on-FPGA-with-INT8-quantization ViT-Accelerator-on-FPGA-with-INT8-quantization Public

    Jupyter Notebook 6