Skip to content
View paudiaz99's full-sized avatar

Block or report paudiaz99

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Z-Core Z-Core Public

    Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)

    SystemVerilog 13 1

  2. Z-Core-FPGA Z-Core-FPGA Public

    Z-Core-FPGA - A RISC-V SoC ready to synthesize on the Altera MAX 10 FPGA

    Verilog 7

  3. RRZE-HPC/likwid RRZE-HPC/likwid Public

    Performance monitoring and benchmarking suite

    C 1.9k 268

  4. BinGo BinGo Public

    Bingo Game ASIC Implemented with Sky130 PDK

    Verilog 3