Electronic Engineer trying to code.
-
Barcelona Supercomputing Center
- Barcelona
- in/pau-díaz-cuesta
Pinned Loading
-
Z-Core-FPGA
Z-Core-FPGA PublicZ-Core-FPGA - A RISC-V SoC ready to synthesize on the Altera MAX 10 FPGA
Verilog 7
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.