Skip to content
View standardgalactic's full-sized avatar
💭
𝘌𝘯𝘥𝘰𝘴𝘺𝘮𝘣𝘪𝘰𝘵𝘪𝘤 𝘖𝘳𝘨𝘢𝘯𝘪𝘴𝘮
💭
𝘌𝘯𝘥𝘰𝘴𝘺𝘮𝘣𝘪𝘰𝘵𝘪𝘤 𝘖𝘳𝘨𝘢𝘯𝘪𝘴𝘮

Block or report standardgalactic

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

15 stars written in Verilog
Clear filter

Learn how to design digital systems and synthesize them into an FPGA using only opensource tools

Verilog 833 204 Updated Apr 15, 2020

Fully opensource spiking neural network accelerator

Verilog 160 18 Updated Feb 13, 2023

Apollo CPU Core in Verilog. For learning and having fun with open FPGA

Verilog 44 8 Updated Sep 9, 2016

Collection of my presentations

Verilog 28 8 Updated Aug 22, 2022

Curso de 35h sobre el diseño de sistemas digitales usando FPGAs libres, orientado para makers

Verilog 19 11 Updated Jul 4, 2017

My personal web page

Verilog 11 Updated Oct 20, 2025

Material del curso de DISEÑO DE SISTEMAS DIGITALES EN VERILOG USANDO FPGAS LIBRES. Centro: CTIF Madrid-capital, 2018

Verilog 8 4 Updated May 31, 2018

Learning about the FemtoRV processor, by Bruno Levy

Verilog 6 Updated Jan 25, 2023

Examples for the mystorm blackice open FPGA board

Verilog 5 Updated Aug 29, 2017

Verilog tutorial with the Nandland go-board, using only opensource tools

Verilog 4 Updated Apr 24, 2016

Open source design files for the TinyFPGA B-Series boards.

Verilog 3 1 Updated Mar 11, 2018

IceChips is a library of all common discrete logic devices in Verilog

Verilog 3 1 Updated Jun 28, 2024

Test in FPGA with VGA signal. A logo image debouncing in screen.

Verilog 2 Updated Oct 1, 2017

All code found on nandland is here. underconstruction.gif

Verilog 2 Updated Jul 2, 2020
Verilog 2 Updated Oct 1, 2017