Skip to content
View sylefeb's full-sized avatar

Organizations

@fpga-inria

Block or report sylefeb

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
4 stars written in VHDL
Clear filter

🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

VHDL 2,027 316 Updated Apr 11, 2026

GPL v3 2D/3D graphics engine in verilog

VHDL 694 147 Updated Aug 31, 2014

A computer (FPGA SoC) based on the MRISC32-A1 CPU

VHDL 53 2 Updated Sep 2, 2023

RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K

VHDL 43 5 Updated Apr 11, 2024