Skip to content
View seu-zy's full-sized avatar

Block or report seu-zy

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results
Verilog 2 Updated Oct 27, 2021
Verilog 1 Updated Aug 20, 2022

AHB2APB Bridge RTL Design using Verilog HDL

Verilog 3 Updated Dec 11, 2021
Verilog 2 Updated Jul 22, 2021

AHB-APB Bridge:-The AHB-APB interfaces AHB and APB. It buffers address, controls, and data from the AHB, drives the APB peripherals, and return data along with response signal to the AHB [4]. The A…

Verilog 7 1 Updated Feb 26, 2022

Collection of IPs based on AMBA (AHB, APB, AXI) protocols

SystemVerilog 19 3 Updated Feb 1, 2017

AHB-APB Bridge RTL Design

Verilog 16 2 Updated Apr 19, 2018
Verilog 6 2 Updated Sep 23, 2020

this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.

Verilog 20 6 Updated Jul 29, 2014

AMBA bus lecture material

Verilog 509 141 Updated Jan 21, 2020