Skip to content
#

vitis

Star

Here are 32 public repositories matching this topic...

Language: VHDL
Filter by language
All 152 C++ 32 VHDL 32 C 31 Tcl 13 Python 8 Verilog 5 Jupyter Notebook 4 CMake 3 HTML 3 Dockerfile 2
Sort: Most stars
Sort options
Most stars Fewest stars Most forks Fewest forks Recently updated Least recently updated

Florin623 / AXI-Lite-Slave-FFT-IP

Star 3

3 stage pipeline implementation of a digital circuit that calculates DIT FFT in 8 points. It is made as an AXI-Lite Slave IP in AMD Vivado. It is successfully implemented in a block design that contains a Microblaze processor as the Master, an AXI Interconnect as the Bridge and the AXI-Lite FFT IP as Slave.

design communication-protocol pipeline digital hardware electronics signal-processing processor master-slave verilog fft vivado intellectual-property c-programming integrated-circuits microblaze axi interconnect microelectronics vitis
  • Updated Apr 13, 2024
  • VHDL

Florin623 / AXI-Lite-Slave-FPU-IP

Star 2

FPU that does all the 4 fundamental arithmetic operations made as an AXI-Lite Slave IP in AMD Vivado. IEEE 754 was used. It can be successfully implemented on an Arty S7-50 FPGA board.

design fpga communication-protocol digital hardware electronics processor master-slave verilog vivado floating-point intellectual-property c-programming integrated-circuits microblaze axi interconnect microelectronics vitis arty-s7
  • Updated Apr 13, 2024
  • VHDL

Improve this page

Add a description, image, and links to the vitis topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the vitis topic, visit your repo's landing page and select "manage topics."

Learn more