Machine learning on FPGAs using HLS
-
Updated
Jun 10, 2026 - Python
#
vivado
Here are 39 public repositories matching this topic...
An abstraction library for interfacing EDA tools
fpga simulation vhdl eda verilog xilinx synthesis vivado altera systemverilog icestorm lattice icarus-verilog modelsim ghdl yosys verilator riviera-pro fossi spyglass
-
Updated
Apr 24, 2026 - Python
Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
-
Updated
Feb 18, 2026 - Python
A flexible and scalable development platform for modern FPGA projects.
asic fpga ci simulation test vhdl build-automation eda test-automation rtl verilog xilinx synthesis vivado systemverilog implementation vunit
-
Updated
May 17, 2026 - Python
HDLGen-ChatGPT, works in tandem with ChatGPT chat interface to enable fast digital systems design and test specification capture, and automatic generation of both VHDL and Verilog models, and testbenches, and AMD Vivado and Intel Quartus Electronic Design Automation (EDA) project
-
Updated
Oct 28, 2024 - Python
Bazel rules for Xilinx Vivado
-
Updated
Sep 1, 2022 - Python
Example of how to get started with olofk/fusesoc.
-
Updated
Jul 25, 2021 - Python
Resource Utilization and Latency Estimation for ML on FPGA.
python machine-learning fpga neural-network hls keras prediction pytorch vivado regression-models resource-utilization onnx surrogate-models vitis
-
Updated
Apr 11, 2026 - Python
Simulation and implementation flow for hardware description languages
asic fpga simulation vhdl verilog vivado systemverilog implementation questasim quartus systemrdl cocotb synopsys-vcs
-
Updated
Jun 10, 2026 - Python
Visual System Integrator - Accelerate your embedded development
embedded fpga zynq integration hls accelerator cnn rapid accelerate lenet xilinx vivado sdx rapid-development mpsoc fpga-accelerator high-level-synthesis sdsoc virtex7 xilinx-zynq
-
Updated
Jun 18, 2018 - Python
This project automates process of creating a PYNQ Z1/Z2 Overlay in Vivado, generates a custom Juypter Notebook template and uploads to a target PYNQ FPGA.
python automation fpga vhdl verilog xilinx vivado hardware-designs pynq hdl pynq-z1 pynq-z2 pynq-platform hdlgen-chatgpt
-
Updated
Mar 2, 2025 - Python
CLI + Claude Code skill to capture and analyze Vivado ILA waveforms without leaving your editor
-
Updated
Mar 31, 2026 - Python
Improve this page
Add a description, image, and links to the vivado topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the vivado topic, visit your repo's landing page and select "manage topics."