wyvernSemi / pcievhost Star 144 Code Issues Pull requests PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities c verification verilog virtual vivado modelling icarus-verilog ghdl cosim pcie pli bfm verilator nvc xsim questa-sim Updated Mar 6, 2026 C
billythegoat356 / OVNI Star 16 Code Issues Pull requests 🛸 Optimized Video Native Interface - The fastest video editing GPU-accelerated pipeline. video ffmpeg cuda nvidia moviepy nvenc nvdec nvc Updated Mar 24, 2026 C
NikLeberg / cosim_jtag Star 15 Code Issues Pull requests Discussions Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator. vhdl gdb modelsim questasim ghdl openocd jtag nvc fli cosimulation vhpi Updated Dec 30, 2025 C