Implementation of a (soft) coprocessor for the computation of a 16 bit LFSR.
-
Updated
Sep 17, 2021 - VHDL
Implementation of a (soft) coprocessor for the computation of a 16 bit LFSR.
Verilog sources for FPGA Zybo board implementing vision algorithms.
8 bit MCU design in Zedboard
Add a description, image, and links to the reconfigurable-computing topic page so that developers can more easily learn about it.
To associate your repository with the reconfigurable-computing topic, visit your repo's landing page and select "manage topics."