Skip to content
View x-tinkerer's full-sized avatar
  • Shenzhen, China

Highlights

  • Pro

Block or report x-tinkerer

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

6 stars written in VHDL
Clear filter

A huge VHDL library for FPGA and digital ASIC development

VHDL 451 93 Updated Mar 29, 2026

Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project

VHDL 153 74 Updated Jan 8, 2026

bladeRF ADS-B hardware decoder

VHDL 135 36 Updated Feb 17, 2022

IEEE 754 single and double precision floating point library in systemverilog and vhdl

VHDL 82 12 Updated Mar 14, 2026

FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.

VHDL 66 13 Updated Dec 18, 2024

High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model

VHDL 27 5 Updated Feb 2, 2026