Skip to content
View henry-czh's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report henry-czh

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results
Verilog 236 52 Updated Jun 25, 2025

This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/

SystemVerilog 51 14 Updated Mar 2, 2022

Verilator open-source SystemVerilog simulator and lint system

SystemVerilog 3,697 838 Updated Jun 21, 2026