default search action
Partha Pratim Pande
Partha Pande 0001
Person information
- affiliation: Washington State University, Pullman, WA, USA
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2020 – today
- 2024
- [j117]Partha Pratim Pande
:
Ethics in Computing. IEEE Des. Test 41(1): 4 (2024) - [j116]Partha Pratim Pande
Special Issue on the 2021 Workshop on Top Picks in Hardware and Embedded Security. IEEE Des. Test 41(2): 4 (2024) - [j115]Partha Pratim Pande
Robust and Secure Systems. IEEE Des. Test 41(3): 4 (2024) - [j114]Partha Pratim Pande
Silicon Lifecycle Management. IEEE Des. Test 41(4): 4 (2024) - [j113]Partha Pratim Pande
Postquantum Cryptography for Internet of Things. IEEE Des. Test 41(5): 4 (2024) - [j112]Partha Pratim Pande
Open-Source Silicon. IEEE Des. Test 41(6): 4 (2024) - [j111]Abhijit Das
Guest Editorial Chip and Package-Scale Communication-Aware Architectures for General-Purpose, Domain-Specific, and Quantum Computing Systems. IEEE J. Emerg. Sel. Topics Circuits Syst. 14(3): 349-353 (2024) - [j110]Abhijit Das
Chip and Package-Scale Interconnects for General-Purpose, Domain-Specific, and Quantum Computing Systems - Overview, Challenges, and Opportunities. IEEE J. Emerg. Sel. Topics Circuits Syst. 14(3): 354-370 (2024) - [j109]Ching-Yuan Chen
Mitigating Slow-to-Write Errors in Memristor-Mapped Graph Neural Networks Induced by Adversarial Attacks. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 43(8): 2411-2425 (2024) - [j108]Chukwufumnanya Ogbogu
HuNT: Exploiting Heterogeneous PIM Devices to Design a 3-D Manycore Architecture for DNN Training. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 43(11): 3300-3311 (2024) - [j107]Harsh Sharma
A Dataflow-Aware Network-on-Interposer for CNN Inferencing in the Presence of Defective Chiplets. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 43(11): 4190-4201 (2024) - [j106]Xueying Wu
Block-Wise Mixed-Precision Quantization: Enabling High Efficiency for Practical ReRAM-Based DNN Accelerators. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 43(12): 4558-4571 (2024) - [j105]Gaurav Narang
TEFLON: Thermally Efficient Dataflow-aware 3D NoC for Accelerating CNN Inferencing on Manycore PIM Architectures. ACM Trans. Embed. Comput. Syst. 23(5): 78:1-78:23 (2024) - [j104]Chukwufumnanya Ogbogu
Data Pruning-enabled High Performance and Reliable Graph Neural Network Training on ReRAM-based Processing-in-Memory Accelerators. ACM Trans. Design Autom. Electr. Syst. 29(5): 1-29 (2024) - [c113]Pratyush Dhingra, Chukwufumnanya Ogbogu, Biresh Kumar Joardar, Janardhan Rao Doppa, Ananth Kalyanaraman, Partha Pratim Pande:
FARe: Fault-Aware GNN Training on ReRAM-Based PIM Accelerators. DATE 2024: 1-6 - [c112]Harsh Sharma, Gaurav Narang, Janardhan Rao Doppa, Ümit Y. Ogras, Partha Pratim Pande:
Dataflow-Aware PIM-Enabled Manycore Architecture for Deep Learning Workloads. DATE 2024: 1-6 - [c111]Pratyush Dhingra
HeTraX: Energy Efficient 3D Heterogeneous Manycore Architecture for Transformer Acceleration. ISLPED 2024: 1-6 - [c110]Ashish Reddy Bommana, Farshad Firouzi, Chukwufumnanya Ogbogu, Biresh Kumar Joardar, Janardhan Rao Doppa, Partha Pratim Pande, Krishnendu Chakrabarty:
SEC-CiM: Selective Error Compensation for ReRAM-based Compute-in-Memory*. ITC 2024: 177-186 - [c109]Jaehyun Park, Alish Kanani
Thermal Modeling and Management Challenges in Heterogenous Integration: 2.5D Chiplet Platforms and Beyond. VTS 2024: 1-4 - [i21]Pratyush Dhingra, Chukwufumnanya Ogbogu, Biresh Kumar Joardar, Janardhan Rao Doppa, Ananth Kalyanaraman, Partha Pratim Pande:
FARe: Fault-Aware GNN Training on ReRAM-based PIM Accelerators. CoRR abs/2401.10522 (2024) - [i20]Harsh Sharma, Gaurav Narang, Janardhan Rao Doppa, Ümit Y. Ogras, Partha Pratim Pande:
Dataflow-Aware PIM-Enabled Manycore Architecture for Deep Learning Workloads. CoRR abs/2403.19073 (2024) - [i19]Ovishake Sen, Chukwufumnanya Ogbogu, Peyman Dehghanzadeh, Janardhan Rao Doppa, Swarup Bhunia, Partha Pratim Pande, Baibhab Chatterjee:
Scalable and Programmable Look-Up Table based Neural Acceleration (LUT-NA) for Extreme Energy Efficiency. CoRR abs/2406.05282 (2024) - [i18]Pratyush Dhingra, Janardhan Rao Doppa, Partha Pratim Pande:
HeTraX: Energy Efficient 3D Heterogeneous Manycore Architecture for Transformer Acceleration. CoRR abs/2408.03397 (2024) - [i17]Lukas Pfromm, Alish Kanani, Harsh Sharma, Parth Solanki, Eric Tervo, Jaehyun Park, Janardhan Rao Doppa, Partha Pratim Pande, Ümit Y. Ogras:
MFIT: Multi-Fidelity Thermal Modeling for 2.5D and 3D Multi-Chiplet Architectures. CoRR abs/2410.09188 (2024) - 2023
- [j103]Partha Pratim Pande
Machine Learning for CAD/EDA. IEEE Des. Test 40(1): 4 (2023) - [j102]Partha Pratim Pande
Special Issue on Testability and Dependability of Artificial Intelligence Hardware. IEEE Des. Test 40(2): 4 (2023) - [j101]Partha Pratim Pande
Approximate Computing: Challenges, Methodologies, Algorithms, and Architectures for Dependable and Secure Systems. IEEE Des. Test 40(3): 4 (2023) - [j100]Partha Pratim Pande
40th IEEE VLSI Test Symposium 2022. IEEE Des. Test 40(4): 4 (2023) - [j99]Partha Pratim Pande
The 2022 Symposium on Integrated Circuits and Systems Design (SBCCI 2022). IEEE Des. Test 40(5): 4 (2023) - [j98]Partha Pratim Pande
The 2023 Networks-on-Chip (NOCS) Symposium. IEEE Des. Test 40(6): 4 (2023) - [j97]Xiaoxuan Yang
ESSENCE: Exploiting Structured Stochastic Gradient Pruning for Endurance-Aware ReRAM-Based In-Memory Training Systems. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 42(7): 2187-2199 (2023) - [j96]Chukwufumnanya Ogbogu
Accelerating Graph Neural Network Training on ReRAM-Based PIM Architectures via Graph and Model Pruning. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 42(8): 2703-2716 (2023) - [j95]Harsh Sharma
Florets for Chiplets: Data Flow-aware High-Performance and Energy-efficient Network-on-Interposer for CNN Inference Tasks. ACM Trans. Embed. Comput. Syst. 22(5s): 132:1-132:21 (2023) - [j94]Biresh Kumar Joardar
ReaLPrune: ReRAM Crossbar-Aware Lottery Ticket Pruning for CNNs. IEEE Trans. Emerg. Top. Comput. 11(2): 303-317 (2023) - [j93]Dwaipayan Choudhury
Accelerating Graph Computations on 3D NoC-Enabled PIM Architectures. ACM Trans. Design Autom. Electr. Syst. 28(3): 30:1-30:16 (2023) - [j92]Gaurav Narang
Dynamic Power Management in Large Manycore Systems: A Learning-to-Search Framework. ACM Trans. Design Autom. Electr. Syst. 28(5): 84:1-84:21 (2023) - [c108]Dwaipayan Choudhury, Ananth Kalyanaraman, Partha Pande:
GraphIte: Accelerating Iterative Graph Algorithms on ReRAM Architectures via Approximate Computing. DATE 2023: 1-6 - [c107]Harsh Sharma
Achieving Datacenter-scale Performance through Chiplet-based Manycore Architectures. DATE 2023: 1-6 - [c106]Chung-Hsuan Tung, Biresh Kumar Joardar, Partha Pratim Pande, Janardhan Rao Doppa, Hai Helen Li, Krishnendu Chakrabarty:
Dynamic Task Remapping for Reliable CNN Training on ReRAM Crossbars. DATE 2023: 1-6 - [c105]Ching-Yuan Chen, Biresh Kumar Joardar, Janardhan Rao Doppa, Partha Pratim Pande, Krishnendu Chakrabarty:
Attacking Memristor-Mapped Graph Neural Network by Inducing Slow-to-Write Errors. ETS 2023: 1-4 - [c104]Gaurav Narang, Raid Ayoub, Michael Kishinevsky, Janardhan Rao Doppa, Partha Pratim Pande:
Uncertainty-Aware Online Learning for Dynamic Power Management in Large Manycore Systems. ISLPED 2023: 1-6 - [c103]Chukwufumnanya Ogbogu, Madeleine Abernot, Corentin Delacour, Aida Todri-Sanial
Energy-Efficient Machine Learning Acceleration: From Technologies to Circuits and Systems. ISLPED 2023: 1-8 - [c102]Chukwufumnanya Ogbogu, Soumen Mohapatra, Biresh Kumar Joardar, Janardhan Rao Doppa, Deuk Heo, Krishnendu Chakrabarty, Partha Pratim Pande:
Energy-Efficient ReRAM-Based ML Training via Mixed Pruning and Reconfigurable ADC. ISLPED 2023: 1-6 - [i16]Xueying Wu, Edward Hanson, Nansu Wang, Qilin Zheng, Xiaoxuan Yang, Huanrui Yang, Shiyu Li, Feng Cheng, Partha Pratim Pande, Janardhan Rao Doppa, Krishnendu Chakrabarty, Hai Li:
Block-Wise Mixed-Precision Quantization: Enabling High Efficiency for Practical ReRAM-based DNN Accelerators. CoRR abs/2310.12182 (2023) - [i15]Harsh Sharma, Pratyush Dhingra, Janardhan Rao Doppa, Ümit Y. Ogras, Partha Pratim Pande:
A Heterogeneous Chiplet Architecture for Accelerating End-to-End Transformer Models. CoRR abs/2312.11750 (2023) - 2022
- [j91]Partha Pratim Pande
Special Issue on Near-Memory and In-Memory Processing. IEEE Des. Test 39(2): 4 (2022) - [j90]Partha Pratim Pande
Special Issue on Benchmarking Machine Learning Systems and Applications. IEEE Des. Test 39(3): 4 (2022) - [j89]Partha Pratim Pande
Special Issue on 2021 Top Picks in Hardware and Embedded Security. IEEE Des. Test 39(4): 4 (2022) - [j88]Partha Pratim Pande
Special Issue on Design and Test of Multidie Packages. IEEE Des. Test 39(5): 4 (2022) - [j87]Partha Pratim Pande
Special Issue on NOCS 2022. IEEE Des. Test 39(6): 4 (2022) - [j86]Dwaipayan Choudhury, Aravind Sukumaran-Rajam, Ananth Kalyanaraman, Partha Pratim Pande:
High-Performance and Energy-Efficient 3D Manycore GPU Architecture for Accelerating Graph Analytics. ACM J. Emerg. Technol. Comput. Syst. 18(1): 18:1-18:19 (2022) - [j85]Biresh Kumar Joardar
High-Throughput Training of Deep CNNs on ReRAM-Based Heterogeneous Architectures via Optimized Normalization Layers. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(5): 1537-1549 (2022) - [j84]Chukwufumnanya Ogbogu
Accelerating Large-Scale Graph Neural Network Training on Crossbar Diet. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(11): 3626-3637 (2022) - [j83]Harsh Sharma
SWAP: A Server-Scale Communication-Aware Chiplet-Based Manycore PIM Accelerator. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(11): 4145-4156 (2022) - [j82]Zhiyuan Zhou, Nghia Tang
An Inductor-First Single-Inductor Multiple-Output Hybrid DC-DC Converter With Integrated Flying Capacitor for SoC Applications. IEEE Trans. Circuits Syst. I Regul. Pap. 69(12): 4823-4836 (2022) - [j81]Dwaipayan Choudhury, Reet Barik
Software/Hardware Co-design of 3D NoC-based GPU Architectures for Accelerated Graph Computations. ACM Trans. Design Autom. Electr. Syst. 27(6): 61:1-61:22 (2022) - [c101]Biresh Kumar Joardar, Aqeeb Iqbal Arka, Janardhan Rao Doppa, Partha Pratim Pande:
Fault-Tolerant Deep Learning Using Regularization. ICCAD 2022: 159:1-159:6 - [c100]Partha Pratim Pande:
EDAML 2022 Invited Speaker 6: Reliable Processing-in-Memory based Manycore Architectures for Deep Learning: From CNNs to GNNs. IPDPS Workshops 2022: 1187 - [c99]Biresh Kumar Joardar, Janardhan Rao Doppa, Partha Pratim Pande, Krishnendu Chakrabarty:
NoC-enabled 3D Heterogeneous Manycore Systems for Big-Data Applications. ISQED 2022: 1-6 - 2021
- [j80]Anwesha Chatterjee, Shouvik Musavvir, Ryan Gary Kim
Power Management of Monolithic 3D Manycore Chips with Inter-tier Process Variations. ACM J. Emerg. Technol. Comput. Syst. 17(2): 13:1-13:19 (2021) - [j79]Biresh Kumar Joardar
AccuReD: High Accuracy Training of CNNs on ReRAM/GPU Heterogeneous 3-D Architecture. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 40(5): 971-984 (2021) - [j78]Biresh Kumar Joardar, Janardhan Rao Doppa, Hai Li, Krishnendu Chakrabarty, Partha Pratim Pande:
Learning to Train CNNs on Faulty ReRAM-based Manycore Accelerators. ACM Trans. Embed. Comput. Syst. 20(5s): 55:1-55:23 (2021) - [j77]Aqeeb Iqbal Arka
HeM3D: Heterogeneous Manycore Architecture Based on Monolithic 3D Vertical Integration. ACM Trans. Design Autom. Electr. Syst. 26(2): 16:1-16:21 (2021) - [j76]Aqeeb Iqbal Arka
Performance and Accuracy Tradeoffs for Training Graph Neural Networks on ReRAM-Based Architectures. IEEE Trans. Very Large Scale Integr. Syst. 29(10): 1743-1756 (2021) - [c98]Aryan Deshwal, Syrine Belakaria, Ganapati Bhat, Janardhan Rao Doppa, Partha Pratim Pande:
Learning Pareto-Frontier Resource Management Policies for Heterogeneous SoCs: An Information-Theoretic Approach. DAC 2021: 607-612 - [c97]Biresh Kumar Joardar, Aqeeb Iqbal Arka
3D++: Unlocking the Next Generation of High-Performance and Energy-Efficient Architectures using M3D Integration. DATE 2021: 158-163 - [c96]Aqeeb Iqbal Arka
ReGraphX: NoC-enabled 3D Heterogeneous ReRAM Architecture for Training Graph Neural Networks. DATE 2021: 1667-1672 - [c95]Aqeeb Iqbal Arka, Biresh Kumar Joardar, Janardhan Rao Doppa, Partha Pratim Pande, Krishnendu Chakrabarty:
DARe: DropLayer-Aware Manycore ReRAM architecture for Training Graph Neural Networks. ICCAD 2021: 1-9 - [c94]Nitthilan Kannappan Jayakodi, Janardhan Rao Doppa, Partha Pratim Pande:
A General Hardware and Software Co-Design Framework for Energy-Efficient Edge AI. ICCAD 2021: 1-7 - [c93]Biresh Kumar Joardar, Aqeeb Iqbal Arka, Janardhan Rao Doppa, Partha Pratim Pande, Hai Li, Krishnendu Chakrabarty:
Heterogeneous Manycore Architectures Enabled by Processing-in-Memory for Deep Learning: From CNNs to GNNs: (ICCAD Special Session Paper). ICCAD 2021: 1-7 - [c92]Xiaoxuan Yang
Multi-Objective Optimization of ReRAM Crossbars for Robust DNN Inferencing under Stochastic Noise. ICCAD 2021: 1-9 - [i14]Aqeeb Iqbal Arka, Biresh Kumar Joardar, Janardhan Rao Doppa, Partha Pratim Pande, Krishnendu Chakrabarty:
ReGraphX: NoC-enabled 3D Heterogeneous ReRAM Architecture for Training Graph Neural Networks. CoRR abs/2102.07959 (2021) - [i13]Nitthilan Kannappan Jayakodi, Janardhan Rao Doppa, Partha Pratim Pande:
SETGAN: Scale and Energy Trade-off GANs for Image Applications on Mobile Platforms. CoRR abs/2103.12896 (2021) - [i12]Aryan Deshwal, Syrine Belakaria, Ganapati Bhat, Janardhan Rao Doppa, Partha Pratim Pande:
Learning Pareto-Frontier Resource Management Policies for Heterogeneous SoCs: An Information-Theoretic Approach. CoRR abs/2105.09282 (2021) - [i11]Xiaoxuan Yang, Syrine Belakaria, Biresh Kumar Joardar, Huanrui Yang, Janardhan Rao Doppa, Partha Pratim Pande, Krishnendu Chakrabarty, Hai Li:
Multi-Objective Optimization of ReRAM Crossbars for Robust DNN Inferencing under Stochastic Noise. CoRR abs/2109.05437 (2021) - [i10]Biresh Kumar Joardar, Janardhan Rao Doppa, Hai Li, Krishnendu Chakrabarty, Partha Pratim Pande:
ReaLPrune: ReRAM Crossbar-aware Lottery Ticket Pruned CNNs. CoRR abs/2111.09272 (2021) - 2020
- [j75]Bing Li
3D-ReG: A 3D ReRAM-based Heterogeneous Architecture for Training Deep Neural Networks. ACM J. Emerg. Technol. Comput. Syst. 16(2): 20:1-20:24 (2020) - [j74]Aqeeb Iqbal Arka
Making a Case for Partially Connected 3D NoC: NFIC versus TSV. ACM J. Emerg. Technol. Comput. Syst. 16(4): 41:1-41:17 (2020) - [j73]Wookpyo Hong
Analysis and Design Method of Multiple-Output Switched-Capacitor Voltage Regulators With a Reduced Number of Power Electronic Components. IEEE Trans. Circuits Syst. I Regul. Pap. 67-I(9): 3234-3247 (2020) - [j72]Srinivasan Gopal
A Hybrid 3D Interconnect With 2x Bandwidth Density Employing Orthogonal Simultaneous Bidirectional Signaling for 3D NoC. IEEE Trans. Circuits Syst. 67-I(11): 3919-3932 (2020) - [j71]Sumit K. Mandal, Ganapati Bhat, Janardhan Rao Doppa, Partha Pratim Pande, Ümit Y. Ogras
An Energy-aware Online Learning Framework for Resource Management in Heterogeneous Platforms. ACM Trans. Design Autom. Electr. Syst. 25(3): 28:1-28:26 (2020) - [j70]Shouvik Musavvir
Inter-Tier Process-Variation-Aware Monolithic 3-D NoC Design Space Exploration. IEEE Trans. Very Large Scale Integr. Syst. 28(3): 686-699 (2020) - [c91]Zhiyuan Zhou, Nghia Tang, Bai Noi Nguyen, Wookpyo Hong, Partha Pratim Pande, Deukhyoun Heo:
A Wide Output Voltage Range Single-Input-Multi-Output Hybrid DC-DC Converter Achieving 87.5% Peak Efficiency With a Fast Response Time and Low Cross Regulation for DVFS Applications. CICC 2020: 1-4 - [c90]Nitthilan Kanappan Jayakodi, Janardhan Rao Doppa, Partha Pratim Pande:
PETNet: Polycount and Energy Trade-off Deep Networks for Producing 3D Objects from Images. DAC 2020: 1-6 - [c89]Sumit K. Mandal, Ümit Y. Ogras
Online Adaptive Learning for Runtime Resource Management of Heterogeneous SoCs. DAC 2020: 1-6 - [c88]Biresh Kumar Joardar, Nitthilan Kannappan Jayakodi, Janardhan Rao Doppa, Hai Li, Partha Pratim Pande, Krishnendu Chakrabarty
GRAMARCH: A GPU-ReRAM based Heterogeneous Architecture for Neural Image Segmentation. DATE 2020: 228-233 - [c87]Zhiyuan Zhou, Syrine Belakaria, Aryan Deshwal, Wookpyo Hong, Janardhan Rao Doppa, Partha Pratim Pande, Deukhyoun Heo:
Design of Multi-Output Switched-Capacitor Voltage Regulator via Machine Learning. DATE 2020: 502-507 - [c86]Shouvik Musavvir, Anwesha Chatterjee, Ryan Gary Kim, Dae Hyun Kim, Janardhan Rao Doppa, Partha Pratim Pande:
Power, Performance, and Thermal Trade-offs in M3D-enabled Manycore Chips. DATE 2020: 1752-1757 - [c85]Nitthilan Kanappan Jayakodi, Janardhan Rao Doppa, Partha Pratim Pande:
SETGAN: Scale and Energy Trade-off GANs for Image Applications on Mobile Platforms. ICCAD 2020: 23:1-23:9 - [i9]Sumit K. Mandal, Ganapati Bhat, Janardhan Rao Doppa, Partha Pratim Pande, Ümit Y. Ogras:
An Energy-Aware Online Learning Framework for Resource Management in Heterogeneous Platforms. CoRR abs/2003.09526 (2020) - [i8]Sumit K. Mandal, Ümit Y. Ogras, Janardhan Rao Doppa, Raid Zuhair Ayoub, Michael Kishinevsky, Partha Pratim Pande:
Online Adaptive Learning for Runtime Resource Management of Heterogeneous SoCs. CoRR abs/2008.09728 (2020) - [i7]Aqeeb Iqbal Arka, Biresh Kumar Joardar, Ryan Gary Kim, Dae Hyun Kim, Janardhan Rao Doppa, Partha Pratim Pande:
HeM3D: Heterogeneous Manycore Architecture Based on Monolithic 3D Vertical Integration. CoRR abs/2012.00102 (2020)
2010 – 2019
- 2019
- [j69]Dongjin Lee, Sourav Das, Partha Pratim Pande:
Analyzing power-thermal-performance trade-offs in a high-performance 3D NoC architecture. Integr. 65: 282-292 (2019) - [j68]Biresh Kumar Joardar
Learning-Based Application-Agnostic 3D NoC Design for Heterogeneous Manycore Systems. IEEE Trans. Computers 68(6): 852-866 (2019) - [j67]Aryan Deshwal, Nitthilan Kannappan Jayakodi, Biresh Kumar Joardar, Janardhan Rao Doppa, Partha Pratim Pande:
MOOS: A Multi-Objective Design Space Exploration and Optimization Framework for NoC Enabled Manycore Systems. ACM Trans. Embed. Comput. Syst. 18(5s): 77:1-77:23 (2019) - [j66]Dongjin Lee, Sourav Das, Janardhan Rao Doppa, Partha Pratim Pande, Krishnendu Chakrabarty
Impact of Electrostatic Coupling on Monolithic 3D-enabled Network on Chip. ACM Trans. Design Autom. Electr. Syst. 24(6): 62:1-62:22 (2019) - [j65]Massimo Alioto, Magdy S. Abadir, Tughrul Arslan, Chirn Chye Boon, Andreas Burg
Editorial TVLSI Positioning - Continuing and Accelerating an Upward Trajectory. IEEE Trans. Very Large Scale Integr. Syst. 27(2): 253-280 (2019) - [j64]Sumit K. Mandal
Dynamic Resource Management of Heterogeneous Mobile Platforms via Imitation Learning. IEEE Trans. Very Large Scale Integr. Syst. 27(12): 2842-2854 (2019) - [j63]Wookpyo Hong
A Dual-Output Step-Down Switched-Capacitor Voltage Regulator With a Flying Capacitor Crossing Technique for Enhanced Power Efficiency. IEEE Trans. Very Large Scale Integr. Syst. 27(12): 2861-2871 (2019) - [c84]Biresh Kumar Joardar, Ryan Gary Kim, Janardhan Rao Doppa, Partha Pratim Pande:
Design and Optimization of Heterogeneous Manycore Systems Enabled by Emerging Interconnect Technologies: Promises and Challenges. DATE 2019: 138-143 - [c83]Biresh Kumar Joardar, Bing Li, Janardhan Rao Doppa, Hai Li, Partha Pratim Pande, Krishnendu Chakrabarty
REGENT: A Heterogeneous ReRAM/GPU-based Architecture Enabled by NoC for Training CNNs. DATE 2019: 522-527 - [c82]Ananth Kalyanaraman, Partha Pratim Pande:
A Brief Survey of Algorithms, Architectures, and Challenges toward Extreme-scale Graph Analytics. DATE 2019: 1307-1312 - [c81]Biresh Kumar Joardar, Priyanka Ghosh, Partha Pratim Pande, Ananth Kalyanaraman, Sriram Krishnamoorthy
NoC-enabled software/hardware co-design framework for accelerating k-mer counting. NOCS 2019: 4:1-4:8 - [i6]Nitthilan Kannappan Jayakodi, Anwesha Chatterjee, Wonje Choi, Janardhan Rao Doppa, Partha Pratim Pande:
Trading-off Accuracy and Energy of Deep Inference on Embedded Systems: A Co-Design Approach. CoRR abs/1901.10584 (2019) - [i5]Shouvik Musavvir, Anwesha Chatterjee, Ryan Gary Kim, Dae Hyun Kim, Partha Pratim Pande:
Inter-Tier Process Variation-Aware Monolithic 3D NoC Architectures. CoRR abs/1906.04293 (2019) - 2018
- [j62]Ryan Gary Kim
Machine Learning and Manycore Systems Design: A Serendipitous Symbiosis. Computer 51(7): 66-77 (2018) - [j61]Srinivasan Gopal
A Spatial Multi-Bit Sub-1-V Time-Domain Matrix Multiplier Interface for Approximate Computing in 65-nm CMOS. IEEE J. Emerg. Sel. Topics Circuits Syst. 8(3): 506-518 (2018) - [j60]Dongjin Lee, Sourav Das, Dae Hyun Kim, Janardhan Rao Doppa, Partha Pratim Pande
Design Space Exploration of 3D Network-on-Chip: A Sensitivity-based Optimization Approach. ACM J. Emerg. Technol. Comput. Syst. 14(3): 32:1-32:26 (2018) - [j59]Wonje Choi
On-Chip Communication Network for Efficient Training of Deep Convolutional Networks on Heterogeneous Manycore Systems. IEEE Trans. Computers 67(5): 672-686 (2018) - [j58]Nitthilan Kannappan Jayakodi
Trading-Off Accuracy and Energy of Deep Inference on Embedded Systems: A Co-Design Approach. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(11): 2881-2893 (2018) - [j57]Dongjin Lee, Sourav Das, Janardhan Rao Doppa, Partha Pratim Pande, Krishnendu Chakrabarty
Performance and Thermal Tradeoffs for Energy-Efficient Monolithic 3D Network-on-Chip. ACM Trans. Design Autom. Electr. Syst. 23(5): 60:1-60:25 (2018) - [j56]Pawan Agarwal
Zero-Power Feed-Forward Spur Cancelation for Supply-Regulated CMOS Ring PLLs. IEEE Trans. Very Large Scale Integr. Syst. 26(4): 653-662 (2018) - [j55]Xian Li, Karthi Duraisamy
Scalable Network-on-Chip Architectures for Brain-Machine Interface Applications. IEEE Trans. Very Large Scale Integr. Syst. 26(10): 1895-1907 (2018) - [j54]Joe Baylon, Xinmin Yu, Srinivasan Gopal
A 16-Gb/s Low-Power Inductorless Wideband Gain-Boosted Baseband Amplifier With Skewed Differential Topology for Wireless Network-on-Chip. IEEE Trans. Very Large Scale Integr. Syst. 26(11): 2406-2418 (2018) - [j53]Srinivasan Gopal
High-Performance and Small-Form Factor Near-Field Inductive Coupling for 3-D NoC. IEEE Trans. Very Large Scale Integr. Syst. 26(12): 2921-2934 (2018) - [c80]Biresh Kumar Joardar, Karthi Duraisamy, Partha Pratim Pande:
High performance collective communication-aware 3D Network-on-Chip architectures. DATE 2018: 1351-1356 - [c79]Ryan Gary Kim
Machine learning for design space exploration and optimization of manycore systems. ICCAD 2018: 48 - [c78]Biresh Kumar Joardar, Janardhan Rao Doppa, Partha Pratim Pande, Diana Marculescu
Hybrid on-chip communication architectures for heterogeneous manycore systems. ICCAD 2018: 62 - [c77]Sourav Das, Kanad Basu, Janardhan Rao Doppa, Partha Pratim Pande, Ramesh Karri
Abetting Planned Obsolescence by Aging 3D Networks-on-Chip. NOCS 2018: 10:1-10:8 - [c76]Terrence S. T. Mak, Hiroki Matsutani, Partha Pratim Pande:
Special session on bringing cores closer together: The wireless revolution in on-chip communication. VTS 2018: 1 - [i4]Biresh Kumar Joardar, Ryan Gary Kim, Janardhan Rao Doppa, Partha Pratim Pande, Diana Marculescu, Radu Marculescu:
Learning-based Application-Agnostic 3D NoC Design for Heterogeneous Manycore Systems. CoRR abs/1810.08869 (2018) - 2017
- [j52]Xian Li, Karthi Duraisamy, Joe Baylon, Turbo Majumder, Guopeng Wei, Paul Bogdan, Deukhyoun Heo, Partha Pratim Pande:
A Reconfigurable Wireless NoC for Large Scale Microbiome Community Analysis. IEEE Trans. Computers 66(10): 1653-1666 (2017) - [j51]Sourav Das, Janardhan Rao Doppa, Partha Pratim Pande, Krishnendu Chakrabarty
Design-Space Exploration and Optimization of an Energy-Efficient and Reliable 3-D Small-World Network-on-Chip. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 36(5): 719-732 (2017) - [j50]Partha Pratim Pande:
Editorial. IEEE Trans. Multi Scale Comput. Syst. 3(2): 70-71 (2017) - [j49]Sourav Das, Dongjin Lee, Wonje Choi, Janardhan Rao Doppa, Partha Pratim Pande, Krishnendu Chakrabarty
VFI-Based Power Management to Enhance the Lifetime of High-Performance 3D NoCs. ACM Trans. Design Autom. Electr. Syst. 23(1): 7:1-7:26 (2017) - [j48]Krishnendu Chakrabarty
Editorial. IEEE Trans. Very Large Scale Integr. Syst. 25(1): 1-20 (2017) - [j47]Karthi Duraisamy, Yuankun Xue, Paul Bogdan, Partha Pratim Pande
Multicast-Aware High-Performance Wireless Network-on-Chip Architectures. IEEE Trans. Very Large Scale Integr. Syst. 25(3): 1126-1139 (2017) - [j46]Ryan Gary Kim
Imitation Learning for Dynamic VFI Control in Large-Scale Manycore Systems. IEEE Trans. Very Large Scale Integr. Syst. 25(9): 2458-2471 (2017) - [j45]Karthi Duraisamy, Partha Pratim Pande
Enabling High-Performance SMART NoC Architectures Using On-Chip Wireless Links. IEEE Trans. Very Large Scale Integr. Syst. 25(12): 3495-3508 (2017) - [c75]Sudeep Pasricha, Janardhan Rao Doppa, Krishnendu Chakrabarty
Data analytics enables energy-efficiency and robustness: from mobile to manycores, datacenters, and networks (special session paper). CODES+ISSS 2017: 27:1-27:10 - [c74]Karthi Duraisamy, Hao Lu
Accelerating Graph Community Detection with Approximate Updates via an Energy-Efficient NoC. DAC 2017: 89:1-89:6 - [c73]Karthi Duraisamy, Partha Pratim Pande:
Performance evaluation and design trade-offs for wireless-enabled SMART NoC. DATE 2017: 1360-1365 - [c72]Sourav Das, Janardhan Rao Doppa, Partha Pratim Pande, Krishnendu Chakrabarty
Robust TSV-based 3D NoC design to counteract electromigration and crosstalk noise. DATE 2017: 1366-1371 - [c71]Sourav Das, Srinivasan Gopal
Energy-efficient and robust 3D NoCs with contactless vertical links (Invited paper). ICCAD 2017: 1-6 - [c70]Sourav Das, Janardhan Rao Doppa, Partha Pratim Pande, Krishnendu Chakrabarty
Monolithic 3D-Enabled High Performance and Energy Efficient Network-on-Chip. ICCD 2017: 233-240 - [c69]Dongjin Lee, Sourav Das, Partha Pratim Pande:
Performance-thermal trade-offs for a VFI-enabled 3D NoC architecture. ISQED 2017: 271-276 - [c68]Srinivasan Gopal
Energy and Area Efficient Near Field Inductive Coupling: A Case Study on 3D NoC. NOCS 2017: 5:1-5:8 - [c67]Biresh Kumar Joardar, Wonje Choi, Ryan Gary Kim
3D NoC-Enabled Heterogeneous Manycore Architectures for Accelerating CNN Training: Performance and Thermal Trade-offs. NOCS 2017: 18:1-18:8 - [i3]Ryan Gary Kim, Janardhan Rao Doppa, Partha Pratim Pande, Diana Marculescu, Radu Marculescu:
Machine Learning and Manycore Systems Design: A Serendipitous Symbiosis. CoRR abs/1712.00076 (2017) - [i2]Wonje Choi, Karthi Duraisamy, Ryan Gary Kim, Janardhan Rao Doppa, Partha Pratim Pande, Diana Marculescu, Radu Marculescu:
On-Chip Communication Network for Efficient Training of Deep Convolutional Networks on Heterogeneous Manycore Systems. CoRR abs/1712.02293 (2017) - 2016
- [j44]Ananth Kalyanaraman, Mahantesh Halappanavar, Daniel G. Chavarría-Miranda, Hao Lu
Fast Uncovering of Graph Communities on a Chip: Toward Scalable Community Detection on Multicore and Manycore Platforms. Found. Trends Electron. Des. Autom. 10(3): 145-247 (2016) - [j43]Partha Pratim Pande:
Introduction to special issue on International Green Computing Conference (IGCC) 2014. Sustain. Comput. Informatics Syst. 11: 1-2 (2016) - [j42]Teng Lu
A dynamic, compiler guided DVFS mechanism to achieve energy-efficiency in multi-core processors. Sustain. Comput. Informatics Syst. 12: 1-9 (2016) - [j41]Ryan Gary Kim
Wireless NoC for VFI-Enabled Multicore Chip Design: Performance Evaluation and Design Trade-Offs. IEEE Trans. Computers 65(4): 1323-1336 (2016) - [j40]Andrea Mineo, Maurizio Palesi, Giuseppe Ascia, Partha Pratim Pande, Vincenzo Catania:
On-Chip Communication Energy Reduction Through Reliability Aware Adaptive Voltage Swing Scaling. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(11): 1769-1782 (2016) - [j39]Karthi Duraisamy, Hao Lu, Partha Pratim Pande, Ananth Kalyanaraman:
High-Performance and Energy-Efficient Network-on-Chip Architectures for Graph Analytics. ACM Trans. Embed. Comput. Syst. 15(4): 66:1-66:26 (2016) - [j38]Partha Pratim Pande:
Editorial. IEEE Trans. Multi Scale Comput. Syst. 2(1): 1 (2016) - [j37]Ryan Gary Kim
Wireless NoC and Dynamic VFI Codesign: Energy Efficiency Without Performance Penalty. IEEE Trans. Very Large Scale Integr. Syst. 24(7): 2488-2501 (2016) - [j36]Xian Li, Karthi Duraisamy, Paul Bogdan, Turbo Majumder, Partha Pratim Pande:
Network-on-Chip-Enabled Multicore Platforms for Parallel Model Predictive Control. IEEE Trans. Very Large Scale Integr. Syst. 24(9): 2837-2850 (2016) - [c66]Paul Bogdan, Partha Pratim Pande, Hussam Amrouch
Power and thermal management in massive multicore chips: theoretical foundation meets architectural innovation and resource allocation. CASES 2016: 4:1-4:2 - [c65]Wonje Choi, Karthi Duraisamy, Ryan Gary Kim
Hybrid network-on-chip architectures for accelerating deep learning kernels on heterogeneous manycore platforms. CASES 2016: 13:1-13:10 - [c64]Paul Bogdan, Miroslav Pajic
Making the internet-of-things a reality: from smart models, sensing and actuation to energy-efficient architectures. CODES+ISSS 2016: 25:1-25:10 - [c63]Sourav Das, Janardhan Rao Doppa, Partha Pratim Pande, Krishnendu Chakrabarty:
Reliability and performance trade-offs for 3D NoC-enabled multicore chips. DATE 2016: 1429-1432 - [c62]Sourav Das, Janardhan Rao Doppa, Partha Pratim Pande, Krishnendu Chakrabarty
Energy-efficient and reliable 3D network-on-chip (NoC): architectures and optimization algorithms. ICCAD 2016: 57 - [c61]Sheng-En David Lin, Partha Pratim Pande, Dae Hyun Kim:
Optimization of dynamic power consumption in multi-tier gate-level monolithic 3D ICs. ISQED 2016: 29-34 - [c60]Partha Pande, Jürgen Becker
Tutorial 3A: Bringing cores closer together: The wireless revolution in on-chip communication. SoCC 2016: 1-2 - [c59]Partha Pratim Pande, Sudeep Pasricha, Hiroki Matsutani:
The Future of NoCs: New Technologies and Architectures. VLSID 2016: 53-55 - [i1]Sourav Das, Janardhan Rao Doppa, Partha Pratim Pande, Krishnendu Chakrabarty:
Design-Space Exploration and Optimization of an Energy-Efficient and Reliable 3D Small-world Network-on-Chip. CoRR abs/1608.06972 (2016) - 2015
- [j35]Jacob Murray, Nghia Tang, Partha Pratim Pande, Deukhyoun Heo, Behrooz A. Shirazi:
DVFS Pruning for Wireless NoC Architectures. IEEE Des. Test 32(2): 29-38 (2015) - [j34]Xinmin Yu, Hooman Rashtian, Shahriar Mirabbasi, Partha Pratim Pande, Deuk Hyoun Heo:
An 18.7-Gb/s 60-GHz OOK Demodulator in 65-nm CMOS for Wireless Network-on-Chip. IEEE Trans. Circuits Syst. I Regul. Pap. 62-I(3): 799-806 (2015) - [j33]Partha Pratim Pande:
Introduction to IEEE Transactions on Multiscale Computing Systems (TMSCS). IEEE Trans. Multi Scale Comput. Syst. 1(1): 2-6 (2015) - [c58]Karthi Duraisamy, Hao Lu
High performance and energy efficient wireless NoC-enabled multicore architectures for graph analytics. CASES 2015: 147-156 - [c57]Karthi Duraisamy, Ryan Gary Kim
Energy efficient MapReduce with VFI-enabled multicore platforms. DAC 2015: 6:1-6:6 - [c56]Turbo Majumder, Partha Pratim Pande, Ananth Kalyanaraman:
On-chip network-enabled many-core architectures for computational biology applications. DATE 2015: 259-264 - [c55]Turbo Majumder, Xian Li, Paul Bogdan, Partha Pratim Pande:
NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions. DATE 2015: 1102-1107 - [c54]Sourav Das, Dongjin Lee, Dae Hyun Kim, Partha Pratim Pande:
Small-World Network Enabled Energy Efficient and Robust 3D NoC Architectures. ACM Great Lakes Symposium on VLSI 2015: 133-138 - [c53]Partha Pratim Pande, Ryan Gary Kim
The (Low) Power of Less Wiring: Enabling Energy Efficiency in Many-Core Platforms Through Wireless NoC. ICCAD 2015: 165-169 - [c52]Sourav Das, Janardhan Rao Doppa, Daehyun Kim, Partha Pratim Pande, Krishnendu Chakrabarty
Optimizing 3D NoC Design for Energy Efficiency: A Machine Learning Approach. ICCAD 2015: 705-712 - [c51]Karthi Duraisamy, Ryan Gary Kim
Enhancing performance of wireless NoCs with distributed MAC protocols. ISQED 2015: 406-411 - [c50]Wonje Choi, Shervin Hajiamini, Ryan Gary Kim
Improving EDP in wireless NoC-enabled multicore chips via DVFS pruning. MWSCAS 2015: 1-4 - [e1]André Ivanov, Diana Marculescu, Partha Pratim Pande, José Flich, Karthik Pattabiraman:
Proceedings of the 9th International Symposium on Networks-on-Chip, NOCS 2015, Vancouver, BC, Canada, September 28-30, 2015. ACM 2015, ISBN 978-1-4503-3396-2 [contents] - 2014
- [j32]Turbo Majumder, Partha Pratim Pande, Ananth Kalyanaraman:
Hardware Accelerators in Computational Biology: Application, Potential, and Challenges. IEEE Des. Test 31(1): 8-18 (2014) - [j31]Turbo Majumder, Partha Pratim Pande, Ananth Kalyanaraman:
Wireless NoC Platforms With Dynamic Task Allocation for Maximum Likelihood Phylogeny Reconstruction. IEEE Des. Test 31(3): 54-64 (2014) - [j30]Xinmin Yu, Joe Baylon, Paul Wettin, Deuk Hyoun Heo, Partha Pratim Pande, Shahriar Mirabbasi:
Architecture and Design of Multichannel Millimeter-Wave Wireless NoC. IEEE Des. Test 31(6): 19-28 (2014) - [j29]Haera Chung, Christof Teuscher, Partha Pratim Pande:
Design and Evaluation of Technology-Agnostic Heterogeneous Networks-on-Chip. ACM J. Emerg. Technol. Comput. Syst. 10(3): 20:1-20:27 (2014) - [j28]Jacob Murray, Teng Lu, Paul Wettin, Partha Pratim Pande, Behrooz A. Shirazi:
Dual-Level DVFS-Enabled Millimeter-Wave Wireless NoC Architectures. ACM J. Emerg. Technol. Comput. Syst. 10(4): 27:1-27:27 (2014) - [j27]Jacob Murray, Ryan Gary Kim
Performance Evaluation of Congestion-Aware Routing with DVFS on a Millimeter-Wave Small-World Wireless NoC. ACM J. Emerg. Technol. Comput. Syst. 11(2): 17:1-17:22 (2014) - [j26]Paul Wettin, Ryan Gary Kim
Design Space Exploration for Wireless NoCs Incorporating Irregular Network Routing. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 33(11): 1732-1745 (2014) - [c49]Ryan Gary Kim
Energy-efficient VFI-partitioned multicore design using wireless NoC architectures. CASES 2014: 3:1-3:9 - [c48]Paul Wettin, Jacob Murray, Ryan Gary Kim
Performance evaluation of wireless NoCs in presence of irregular network routing strategies. DATE 2014: 1-6 - [c47]Jacob Murray, Paul Wettin, Ryan Gary Kim
Thermal hotspot reduction in mm-Wave wireless NoC architectures. ISQED 2014: 645-652 - [c46]Radu Marculescu
Introduction to the special session on "Interconnect enhances architecture: Evolution of wireless NoC from planar to 3D". NOCS 2014: 174-175 - [c45]Ryan Gary Kim
An energy-efficient millimeter-wave wireless NoC with congestion-aware routing and DVFS. NOCS 2014: 192-193 - [c44]Alireza Nojeh
T2B: Carbon nanotubes and opportunities for wireless on-chip interconnect. SoCC 2014: xxxix-xli - [c43]Partha Pratim Pande, Alireza Nojeh
T1B: Wireless NoC as interconnection backbone for multicore chips: Promises and challenges. SoCC 2014: xxxvii-xxxviii - 2013
- [j25]Jacob Murray, Teng Lu, Partha Pratim Pande, Behrooz A. Shirazi:
Sustainable DVFS-Enabled Multi-Core Architectures with On-Chip Wireless Links. Adv. Comput. 88: 125-158 (2013) - [j24]Paul Wettin, Anuroop Vidapalapati, Amlan Ganguly, Partha Pratim Pande:
Complex network-enabled robust wireless network-on-chip architectures. ACM J. Emerg. Technol. Comput. Syst. 9(3): 24:1-24:19 (2013) - [j23]Turbo Majumder, Partha Pratim Pande, Ananth Kalyanaraman:
High-throughput, energy-efficient network-on-chip-based hardware accelerators. Sustain. Comput. Informatics Syst. 3(1): 36-46 (2013) - [j22]Sujay Deb
Design of an Energy-Efficient CMOS-Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects. IEEE Trans. Computers 62(12): 2382-2396 (2013) - [c42]Paul Wettin, Partha Pratim Pande, Deuk Hyoun Heo, Benjamin Belzer, Sujay Deb
Design space exploration for reliable mm-wave wireless NoC architectures. ASAP 2013: 79-82 - [c41]Paul Wettin, Jacob Murray, Partha Pratim Pande, Behrooz A. Shirazi, Amlan Ganguly:
Energy-efficient multicore chip design through cross-layer approach. DATE 2013: 725-730 - [c40]Jacob Murray, Paul Wettin, Partha Pratim Pande, Behrooz A. Shirazi, Nishad Nerurkar, Amlan Ganguly:
Evaluating effects of thermal management in wireless NoC-enabled multicore architectures. IGCC 2013: 1-8 - [c39]Turbo Majumder, Partha Pratim Pande, Ananth Kalyanaraman:
Network-on-Chip with Long-Range Wireless Links for High-Throughput Scientific Computation. IPDPS Workshops 2013: 781-790 - [c38]Jacob Murray, Rajath Hegde, Teng Lu, Partha Pratim Pande, Behrooz A. Shirazi:
Sustainable dual-level DVFS-enabled NoC with on-chip wireless links. ISQED 2013: 135-142 - [c37]Partha Pratim Pande:
Millimeter (mm)-wave wireless NoC as interconnection backbone for multicore chips: promises and challenges. NoCArc@MICRO 2013: 1 - [p2]Amlan Ganguly, Partha Pratim Pande, Benjamin Belzer, Alireza Nojeh
Sustainable and Reliable On-Chip Wireless Communication Infrastructure for Massive Multi-core Systems. Evolutionary Based Solutions for Green Computing 2013: 187-225 - 2012
- [j21]Partha Pande:
Test Technology TC Newsletter. IEEE Des. Test Comput. 29(1): 76-77 (2012) - [j20]Partha Pande:
Test Technology TC Newsletter. IEEE Des. Test Comput. 29(2): 107-108 (2012) - [j19]Partha Pande:
Test Technology TC Newsletter. IEEE Des. Test Comput. 29(4): 103-104 (2012) - [j18]Sujay Deb
Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges. IEEE J. Emerg. Sel. Topics Circuits Syst. 2(2): 228-239 (2012) - [j17]Kevin Chang, Sujay Deb
Performance evaluation and design trade-offs for wireless network-on-chip architectures. ACM J. Emerg. Technol. Comput. Syst. 8(3): 23:1-23:25 (2012) - [j16]Partha Pratim Pande, Amlan Ganguly:
Introduction to the special issue on sustainable and green computing systems. ACM J. Emerg. Technol. Comput. Syst. 8(4): 26:1-26:3 (2012) - [j15]Turbo Majumder, Souradip Sarkar, Partha Pratim Pande, Ananth Kalyanaraman:
NoC-Based Hardware Accelerator for Breakpoint Phylogeny. IEEE Trans. Computers 61(6): 857-869 (2012) - [j14]Turbo Majumder, Michael Edward Borgens, Partha Pratim Pande, Ananth Kalyanaraman:
On-Chip Network-Enabled Multicore Platforms Targeting Maximum Likelihood Phylogeny Reconstruction. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31(7): 1061-1073 (2012) - [c36]Sujay Deb
CMOS compatible many-core noc architectures with multi-channel millimeter-wave wireless links. ACM Great Lakes Symposium on VLSI 2012: 165-170 - [c35]Jacob Murray, John Klingner, Partha Pratim Pande, Behrooz A. Shirazi:
Sustainable multi-core architecture with on-chip wireless links. ACM Great Lakes Symposium on VLSI 2012: 263-266 - [c34]Sujay Deb
Design of an efficient NoC architecture using millimeter-wave wireless links. ISQED 2012: 165-172 - [c33]Jacob Murray, Partha Pratim Pande, Behrooz A. Shirazi:
DVFS-enabled sustainable wireless NoC architecture. SoCC 2012: 301-306 - [r1]Partha Pratim Pande, Amlan Ganguly, Sujay Deb, Kevin Chang:
Energy-Efficient Network-on-Chip Architectures for Multi-Core Systems. Handbook of Energy-Aware and Green Computing 2012: 21-47 - 2011
- [j13]Partha Pande, Sanjay Ranka
Guest editorial. Sustain. Comput. Informatics Syst. 1(2): 89-90 (2011) - [j12]Amlan Ganguly, Kevin Chang, Sujay Deb
Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems. IEEE Trans. Computers 60(10): 1485-1502 (2011) - [c32]Partha Pratim Pande, Fabien Clermidy, Diego Puschini, Imen Mansouri, Paul Bogdan, Radu Marculescu, Amlan Ganguly:
Sustainability through massively integrated computing: Are we ready to break the energy efficiency wall for single-chip platforms? DATE 2011: 1656-1661 - [c31]Amlan Ganguly, Partha Pratim Pande, Benjamin Belzer, Alireza Nojeh:
A Unified Error Control Coding Scheme to Enhance the Reliability of a Hybrid Wireless Network-on-Chip. DFT 2011: 277-285 - [c30]Amlan Ganguly, Paul Wettin, Kevin Chang, Partha Pratim Pande:
Complex network inspired fault-tolerant NoC architectures with wireless links. NOCS 2011: 169-176 - [c29]Turbo Majumder, Partha Pratim Pande, Ananth Kalyanaraman:
Accelerating Maximum Likelihood Based Phylogenetic Kernels Using Network-on-Chip. SBAC-PAD 2011: 17-24 - [p1]Brett Stanley Feero, Partha Pratim Pande:
Three-Dimensional Networks-on-Chip: Performance Evaluation. 3D Integration for NoC-based SoC Architectures 2011: 115-145 - 2010
- [j11]Partha Pratim Pande, Sriram R. Vangal:
Guest Editors' Introduction: Promises and Challenges of Novel Interconnect Technologies. IEEE Des. Test Comput. 27(4): 6-9 (2010) - [j10]Souradip Sarkar, Gaurav Ramesh Kulkarni, Partha Pratim Pande, Ananth Kalyanaraman:
Network-on-Chip Hardware Accelerators for Biological Sequence Alignment. IEEE Trans. Computers 59(1): 29-41 (2010) - [c28]Sujay Deb
Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects. ASAP 2010: 73-80 - [c27]Turbo Majumder, Souradip Sarkar, Partha Pratim Pande, Ananth Kalyanaraman:
An optimized NoC architecture for accelerating TSP kernels in breakpoint median problem. ASAP 2010: 89-96 - [c26]Radu Marculescu
Unconventional fabrics, architectures, and models for future multi-core systems. CODES+ISSS 2010: 327-328 - [c25]Souradip Sarkar, Turbo Majumder, Ananth Kalyanaraman, Partha Pratim Pande:
Hardware accelerators for biocomputing: A survey. ISCAS 2010: 3789-3792 - [c24]Sujay Deb
Comparative performance evaluation of wireless and optical NoC architectures. SoCC 2010: 487-492
2000 – 2009
- 2009
- [j9]Brett Feero, Partha Pratim Pande:
Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation. IEEE Trans. Computers 58(1): 32-45 (2009) - [j8]Amlan Ganguly, Partha Pratim Pande, Benjamin Belzer:
Crosstalk-Aware Channel Coding Schemes for Energy Efficient and Reliable NOC Interconnects. IEEE Trans. Very Large Scale Integr. Syst. 17(11): 1626-1639 (2009) - [c23]Amlan Ganguly, Kevin Chang, Partha Pratim Pande, Benjamin Belzer, Alireza Nojeh
Performance evaluation of wireless networks on chip architectures. ISQED 2009: 350-355 - [c22]Partha Pratim Pande, Amlan Ganguly, Kevin Chang, Christof Teuscher:
Hybrid wireless Network on Chip: a new paradigm in multi-core design. NoCArc@MICRO 2009: 71-76 - [c21]Luca P. Carloni, Partha Pande, Yuan Xie:
Networks-on-chip in emerging interconnect paradigms: Advantages and challenges. NOCS 2009: 93-102 - 2008
- [j7]Amlan Ganguly, Partha Pratim Pande, Benjamin Belzer, Cristian Grecu:
Design of Low Power & Reliable Networks on Chip Through Joint Crosstalk Avoidance and Multiple Error Correction Coding. J. Electron. Test. 24(1-3): 67-81 (2008) - [j6]Partha Pratim Pande, Amlan Ganguly, Haibo Zhu, Cristian Grecu:
Energy reduction through crosstalk avoidance coding in networks on chip. J. Syst. Archit. 54(3-4): 441-451 (2008) - [c20]Partha Pratim Pande, Amlan Ganguly, Benjamin Belzer, Alireza Nojeh
Novel interconnect infrastructures for massive multicore chips - an overview. ISCAS 2008: 2777-2780 - 2007
- [j5]Cristian Grecu, André Ivanov, Resve A. Saleh, Partha Pratim Pande:
Testing Network-on-Chip Communication Fabrics. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26(12): 2201-2214 (2007) - [c19]Haibo Zhu, Partha Pratim Pande, Cristian Grecu:
Performance Evaluation of Adaptive Routing Algorithms for achieving Fault Tolerance in NoC Fabrics. ASAP 2007: 42-47 - [c18]Cristian Grecu, Lorena Anghel
Essential Fault-Tolerance Metrics for NoC Infrastructures. IOLTS 2007: 37-42 - [c17]Partha Pratim Pande, Amlan Ganguly, Brett Feero, Cristian Grecu:
Applicability of Energy Efficient Coding Methodology to Address Signal Integrity in 3D NoC Fabrics. IOLTS 2007: 161-166 - [c16]Brett Feero, Partha Pratim Pande:
Performance Evaluation for Three-Dimensional Networks-On-Chip. ISVLSI 2007: 305-310 - [c15]Amlan Ganguly, Partha Pratim Pande, Benjamin Belzer, Cristian Grecu:
Addressing Signal Integrity in Networks on Chip Interconnects through Crosstalk-Aware Double Error Correction Coding. ISVLSI 2007: 317-324 - [c14]Cristian Grecu, André Ivanov, Partha Pratim Pande, Axel Jantsch, Erno Salminen, Ümit Y. Ogras
Towards Open Network-on-Chip Benchmarks. NOCS 2007: 205 - [c13]Jabulani Nyathi, Souradip Sarkar, Partha Pratim Pande:
Multiple clock domain synchronization for network on chip architectures. SoCC 2007: 291-294 - 2006
- [j4]Resve A. Saleh, Steven J. E. Wilton, Shahriar Mirabbasi, Alan J. Hu, Mark R. Greenstreet, Guy Lemieux, Partha Pratim Pande, Cristian Grecu, André Ivanov:
System-on-Chip: Reuse and Integration. Proc. IEEE 94(6): 1050-1069 (2006) - [c12]Cristian Grecu, André Ivanov, Res Saleh, Partha Pratim Pande:
NoC Interconnect Yield Improvement Using Crosspoint Redundancy. DFT 2006: 457-465 - [c11]Partha Pratim Pande, Amlan Ganguly, Brett Feero, Benjamin Belzer, Cristian Grecu:
Design of Low power & Reliable Networks on Chip through joint crosstalk avoidance and forward error correction coding. DFT 2006: 466-476 - [c10]Partha Pratim Pande, Haibo Zhu, Amlan Ganguly, Cristian Grecu:
Energy Reduction through Crosstalk Avoidance Coding in NoC Paradigm. DSD 2006: 689-695 - [c9]Cristian Grecu, André Ivanov, Res Saleh, Egor S. Sogomonyan, Partha Pratim Pande:
On-line Fault Detection and Location for NoC Interconnects. IOLTS 2006: 145-150 - [c8]Partha Pratim Pande, Haibo Zhu, Amlan Ganguly, Cristian Grecu:
Crosstalk-aware Energy Reduction in NoC Communication Fabrics. SoCC 2006: 225-228 - [c7]Cristian Grecu, Partha Pratim Pande, André Ivanov, Res Saleh:
BIST for Network-on-Chip Interconnect Infrastructures. VTS 2006: 30-35 - 2005
- [j3]Partha Pratim Pande, Cristian Grecu, André Ivanov, Resve A. Saleh, Giovanni De Micheli:
Design, Synthesis, and Test of Networks on Chips. IEEE Des. Test Comput. 22(5): 404-413 (2005) - [j2]Cristian Grecu, Partha Pratim Pande, André Ivanov, Res Saleh:
Timing analysis of network on chip architectures for MP-SoC platforms. Microelectron. J. 36(9): 833-845 (2005) - [j1]Partha Pratim Pande, Cristian Grecu, Michael Jones, André Ivanov, Resve A. Saleh:
Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures. IEEE Trans. Computers 54(8): 1025-1040 (2005) - [c6]Cristian Grecu, Partha Pratim Pande, Baosheng Wang, André Ivanov, Res Saleh:
Methodologies and Algorithms for Testing Switch-Based NoC Interconnects. DFT 2005: 238-246 - [c5]Partha Pratim Pande, Cristian Grecu, Michael Jones, André Ivanov, Res Saleh:
Effect of traffic localization on energy dissipation in NoC-based interconnect. ISCAS (2) 2005: 1774-1777 - 2004
- [c4]Cristian Grecu, Partha Pratim Pande, André Ivanov, Res Saleh:
Structured interconnect architecture: a solution for the non-scalability of bus-based SoCs. ACM Great Lakes Symposium on VLSI 2004: 192-195 - [c3]Cristian Grecu, Partha Pratim Pande, André Ivanov, Res Saleh:
A Scalable Communication-Centric SoC Interconnect Architecture. ISQED 2004: 343-348 - 2003
- [c2]Partha Pratim Pande, Cristian Grecu, André Ivanov, Res Saleh:
Design of a switch for network on chip applications. ISCAS (5) 2003: 217-220 - [c1]Partha Pratim Pande, Cristian Grecu, André Ivanov:
High-Throughput Switch-Based Interconnect for Future SoCs. IWSOC 2003: 304-310
Coauthor Index
Janardhan Rao Doppa
aka: Jana Doppa
aka: Jana Doppa
[j109] [j108] [j106] [j105] [j104] [c113] [c112] [c111] [c110] [c109] [i21] [i20] [i19] [i18] [i17] [j97] [j96] [j95] [j94] [j92] [c107] [c106] [c105] [c104] [c102] [i16] [i15] [j85] [j84] [j83] [c101] [c99] [j80] [j79] [j78] [j77] [j76] [c98] [c97] [c96] [c95] [c94] [c93] [c92] [i14] [i13] [i12] [i11] [i10] [j75] [j74] [j71] [c90] [c89] [c88] [c87] [c86] [c85] [i9] [i8] [i7] [j68] [j67] [j66] [j64] [c84] [c83] [i6] [j62] [j60] [j59] [j58] [j57] [j55] [c79] [c78] [c77] [i4] [j51] [j49] [j46] [c75] [c72] [c70] [c67] [i3] [i2] [c65] [c63] [c62] [i1] [c52]
Nitthilan Kannappan Jayakodi
aka: Nitthilan Kanappan Jayakodi
aka: Nitthilan Kanappan Jayakodi
Anantharaman Kalyanaraman
aka: Ananth Kalyanaraman
aka: Ananth Kalyanaraman
Res Saleh
aka: Resve A. Saleh
aka: Resve A. Saleh
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-12-26 01:51 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: