Stars
4
stars
written in SystemVerilog
Clear filter
A minimal GPU design in Verilog to learn how GPUs work from the ground up
The multi-core cluster of a PULP system.
Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and an application-class host CPU, including full-stack software …
Port of the ao486 FPGA VGA core to run on PCI local bus w/hardware