Popular repositories Loading

1. veriflow-cc veriflow-cc Public

   VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a stateful, zero-dependency LLM orchestration skill. Features sub…

   Python 15 2

2. learn-claude-code learn-claude-code Public

   Bash is all you need - A nano claude code–like 「agent harness」, built from 0 to 1

   TypeScript 2

3. Veriflow-agent Veriflow-agent Public

   VeriFlow-Agent: Agent-based RTL Design Pipeline A LangGraph-powered RTL design automation tool that transforms hardware design from manual coding to agent-based workflows. Features 7-stage pipeline…

   Python 2

4. vivado-design-assist vivado-design-assist Public

   Automated Vivado design methodology compliance checker based on Xilinx UG949 & UG1292. 49 built-in rules covering constraints, RTL coding, synthesis, implementation, and timing closure. Supports CL…

   Python 1

5. verilog-generator verilog-generator Public

   Claude Code skill for generating synthesizable Verilog-2005 modules from natural language, with built-in self-check and customizable coding style.

6. udpip udpip Public

   - Project overview -- A full FPGA-based UDP/IP Ethernet stack targeting Xilinx FPGAs - Feature list -- ARP, ICMP ping, DHCP client, UDP app interface, remote management, PHY MDIO, ChipScope debug

   Verilog